6502 Assembly Language Subroutines

Lance A. Leventhal Winthrop Saville

Disclaimer of Warranties and Limitation of Liabilities

The authors have taken due care in preparing this book and the programs in it, including research, development, and testing to ascertain their effectiveness. The authors and the publishers make no expressed or implied warranty of any kind with regard to these programs nor the supplementary documentation in this book. In no event shall the authors or the publishers be liable for incidental or consequential damages in connection with or arising out of the furnishing, performance, or use of any of these programs.

Apple II is a trademark of Apple Computer, Inc.

Published by OSBORNE/McGraw-Hill 630 Bancroft Way Berkeley, California 94710 U.S.A.

For information on translations and book distributors outside of the U.S.A., please write OSBORNEY McGraw-Hill at the above address.

6501 ASSEMBLY LANGUAGE SUBROUTINES

Copyright® 1982 by McGraw-Hill, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher, with the exception that the program listings may be entered, stored, and executed in a computer system, but they may not be reproduced for publication.

234567890 HCHC 8765432

ISBN 0-931988-59-4 Cover art by Jean Frega. Text desien by Paul Butzler.

Contents

Preface

	Addressing Modes		
_	ions and	133	157
General Programming Methods	2 Implementing Additional Instructions and Addressing Modes	3 Common Programming Errors	Introduction to Program Section

73

5 Array Manipulation and Indexing 194
6 Arithmetic 230
7 Bit Manipulation and Shifts 306

163

4 Code Conversion

7 Bit Manipulation and Shifts 38 String Manipulation 345

8 String Manipulation 34 9 Array Operations 382

10 Input/Output 418

11 Interrupts 464

A 6502 Instruction Set Summary 505

B Programming Reference for the 6522 Versatile Interface Adapter (VIA) 510

C ASCII Character Set Glossary 519

517

Index 543

Preface

This book is intended to serve as a source and a reference for the assembly language programmer. It contains an overview of assembly language programming for a particular microprocessor and a collection of useful routines. In writing the routines, we have used a standard format, documentation package, and parameter passing techniques. We have followed the rules of the original manufacturer's assembler and have described the purpose, procedure, parameters, results, execution time, and memory usage of each routine.

This overview of assembly language programming provides a summary for those who do not have the time or need for a complete textbook such as is prothes who do not have the time or need for a complete textbook such as is provided already in the Assembly Language Programming series. Chapter 1 contains vided already in the Assembly language programming for the particular processor an introduction to assembly language programming for the particular processor and a brief summary of the major features that differentiale this processor from other microprocessors and minicomputers. Chapter 2 describes how to implement instructions and addressing modes that are not explicitly available. Chapter 3 discusses common errors that the programmer is likely to encounter.

applications such as code conversion, array manipulation, arithmetic, bit manipulation, shifting functions, string manipulation, summation, sorting, and manipulation, shifting functions, string manipulation, summation, sorting, and manipulation, summation, sorting, and searching. We have also provided examples of I/O routines, interrupt service routines, and initialization routines for common family chips such as parallel interfaces, serial interfaces, and timers. You should be able to use these routines as subroutines in actual applications and as guidelines for more complex pro-

We have aimed this book at the person who wants to use assembly language We have aimed this book at the person it. The reader could be immediately, tather than just learn about it. The reader could be

 An engineer, technician, or programmer who must write assembly language programs for use in a design project.

• A microcomputer user who wants to write an I/O driver, a diagnostic program, or a utility or systems program in assembly language.

>

- · A programmer or engineer with experience in assembly language who needs a quick review of techniques for a particular microprocessor
- . A system designer or programmer who needs a specific routine or technique
 - · A programmer who works in high-level languages but who must debug or optimize programs at the assembly level or must link a program written in a highlevel language to one written in assembly language. for immediate use.
 - · A system designer or maintenance programmer who must quickly understand how specific assembly language programs operate.
- · A microcomputer owner who wants to understand how the operating system works on a particular computer, or who wants to gain complete access to the computer's facilities.
- · A student, hobbyist, or teacher who wants to see some examples of working assembly language programs.

This book can also serve as supplementary material for students of the Assem-

bly Language Programming series.

through material with which he or she is thoroughly familiar. The reader should be able to obtain the specific information, routine, or technique that he or she needs with a minimum amount of effort. We have organized and indexed this This book should save the reader time and effort. There is no need to write, debug, test, or optimize standard routines, nor should the reader have to search book for rapid use and reference.

Obviously, a book with such an aim demands response from its readers. We tions for additional topics, routines, programming hints, index entries, and so forth, please tell us about them. We have drawn on our programming experience to develop this book, but we need your help to improve it. We would greatly have, of course, tested all the programs thoroughly and documented them carefully. If you find any errors, please inform the publisher. If you have suggesappreciate your comments, criticisms, and suggestions.

NOMENCLATURE

We have used the following nomenclature in this book to describe the architecture of the 6502 processor, to specify operands, and to represent general values of numbers and addresses.

6502 Architecture

Byte-length registers include

A (accumulator)

F (flags, same as P)


P (status register)

S or SP (stack pointer)

X (index register X)

Y (index register Y)

always contains the address of the next available stack location on page 1 of consists of a set of bits with independent functions and meanings, organized as Of these, the general purpose user registers are A, X, and Y. The stack pointer memory (addresses 0100, through 01FF1,). The P (status) or F (flag) register shown in the following diagram:



Word-length registers include

byte and the higher address holds the more significant byte. Since the 6502 pro-Note: Pairs of memory locations on page 0 may also be used as word-length egisters to hold indirect addresses. The lower address holds the less significant vides automatic wraparound, addresses 00FF16 and 000016 form a rarely used pair. Interrupt Disable (I) Decimal Mode (D) clags include Break (B) Carry (C)

These flags are arranged in the P or F register as shown previously. Zero (2)

Negative or Sign (N)

Overflow (V)

- Jan 3 1

VIII 6502 ASSEMBLY LANGUAGE SUBROUTINES

6502 Assembler

Delimiters include

space After a label or an operation code
Between operands in the operand
(address) field
Before a comment
After a labet (optional)

Pseudo-Operations include

Around an indirect address

BLOCK Reserve bytes of memory; reserve the specified number of bytes of memory for temporary storage

BYTE Form byte-length data; place the specified 8-bit data in the next available memory locations

DBYTE Form double-byte (word) length data with more significant byte first; place the specified 16-bit data in the next available memory locations with more significant byte first

END End of program

EQU Equate; define the attached label

TEXT Form string of ASCII characters; place the specified ASCII characters in the next available memory locations

WORD Form double-byte (word) length data with less significant byte first, place the specified 16-bit data in the next available memory locations with less significant byte first

Set origin; assign the object code generated from the subsequent assembly language statements to memory addresses starting with the one specified

Equate; define the attached label

Designations include

Number systems:

\$ (prefix) or H (suffix) Hexadecimal

@ (prefix) or Q (suffix) Octal

% (prefix) or B (suffix) Binary

The default mode is decimal.

10.00

' (in front of character) ASCII

Current value of location (program) counter

a string of characters) - ASCII string

Immediate addressing

,x Indexed addressing with index

register X

Indexed addressing with index

register Y

The default addressing mode is absolute (direct) addressing,

General Nomenclature

ADDR a 16-bit address in data memory
ADDRH the more significant byte of ADDR
ADDRL the less significant byte of ADDR
BASE a constant 16-bit address
BASEH the more significant byte of BASE
BASEL the less significant byte of BASE
DEST a 16-bit address in program memory, the destination for a jump or branch instruction

NTIMES an 8-bit data item

NTIMH an 8-bit data item NTIMHC an 8-bit data item

NTIML an 8-bit data item

NTIMLC an 8-bit data item

OPER a 16-bit address in data memory

OPER1 a 16-bit address in data memory

OPER2 a 16-bit address in data memory
PGZRO an address on page 0 of data memory

PGZRO+1 the address one larger than PGZRO (with no carry to the more significant byte)

POINTER a 16-bit address in data memory

POINTH the more significant byte of POINTER POINTL the less significant byte of POINTER

POINTL the less significant byte of POINTER RESLT a 16-bit address in data memory

VAL16	a 16-bit data item
VAL16L	the less significant byte of VAL16
VAL16M	the more significant byte of VAL16
VALUE	an 8-bit data item
ZCOUNT	a 16-bit address in data memory

Chapter 1 General Programming Methods

This chapter describes general methods for writing assembly language programs for the 6502 and related microprocessors. It presents techniques for performing the following operations:

- · Loading and saving registers
- · Storing data in memory
- · Arithmetic and togical functions
- · Bit manipulation
- · Bit testing
- · Testing for specific values
 - · Numerical comparisons
- · Looping (repeating sequences of operations)
- · Array processing and manipulation
- · Table lookup
- · Character code manipulation
- · Code conversion
- · Multiple-precision arithmetic
- · List processing

· Multiplication and division

- · Processing of data structures.

Special sections discuss passing parameters to subroutines, writing I/O drivers and interrupt service routines, and making programs run faster or use less memory.

The operations described are required in applications such as instrumentation, control, process control, aerospace and military systems, business equipment, test equipment, computer peripherals, communications equipment, industrial

EXPERIENCED PROGRAMMERS QUICK SUMMARY FOR

cessors, we provide here a brief review of the peculiarities of the 6502. Being For those who are familiar with assembly language programming on other proaware of these unusual features can save you a great deal of time and trouble.

- requires a borrow and sets it if it does not. The SBC instruction accounts for this inversion by subtracting 1-Carry from the usual difference. Thus, the Carry has the opposite meaning after subtraction (or comparison) on the 6502 than it has or Compare (CMP, CPX, or CPY) instruction clears the Carry if the operation 1. The Carry flag acts as an inverted borrow in subtraction. A Subtract (SBC) on most other computers.
 - and SBC (Subtract with Carry). If you wish to exclude the Carry flag, you must clear it before addition or set it before subtraction. That is, you can simulate a 2. The only Addition and Subtraction instructions are ADC (Add with Carry) normal Add instruction with

MEMORY ADC and a normal Subtract instruction with

SEC

MEMORY

- page 0 and the indirect indexed (postindexed) addressing mode. However, both The lack of 16-bit registers is commonly overcome by using pointers stored on 3. There are no 16-bit registers and no operations that act on 16-bit quantities. initializing and changing those pointers require sequences of 8-bit operations.
- register Y and using indirect indexed addressing, or by clearing index register X 5. The stack is always on page 1 of memory. The stack pointer contains the 4. There is no true indirect addressing except with JMP. For many other instructions, however, you can simulate indirect addressing by clearing index and using indexed indirect addressing. Both of these modes are limited to indirect addresses stored on page 0.

less significant byte of the next empty address. Thus, the stack is limited to 256

bytes of memory.

6. The JSR (Jump to Subroutine) instruction saves the address of its own third byte in the stack, that is, JSR saves the return address minus 1. RTS (Return from Subroutine) loads the program counter from the top of the stack and then adds I to it. You must remember this offset of I in debugging and using

ISR or RTS for purposes other than ordinary calls and returns.

and decrements, however, produce binary results regardless of the mode. The state of the D flag (the processor does not initialize it on Reset). A simple way to avoid problems in programs that use Addition or Subtraction instructions is to save the original D flag in the stack, assign D the appropriate value, and restore the original value before exiting. Interrupt service routines, in particular, should from Stack) instructions can be used to save and restore the D flag, if necessary. The overall system startup routine must initialize D (usually to 0, indicating bin-7. The Decimal Mode (D) flag is used to perform decimal arithmetic. When this flag is set, all additions and subtractions produce decimal results. Increments problem with this approach is that you may not be sure of the initial or current always either set or clear D before executing any addition or subtraction instructions. The PHP (Store Status Register in Stack) and PLP (Load Status Register ary mode, with CLD). Most 6502-based operating systems assume the binary mode as a default and always return to that mode as soon as possible.

significant bit of 0. Similarly, adding 50_{16} and 50_{16} in the decimal mode clears the Zero flag (since the binary result is $A0_{16}$), even though the decimal result is zero. A minor quirk of the 6502's decimal mode is that the Zero and Negative flags are no longer universally valid. These flags reflect only the binary result, not the decimal result; only the Carry flag always reflects the decimal result. Thus, for example, subtracting 80,6 from 50,6 in the decimal mode sets the Negative flag (since the binary result is DO16), even though the decimal result (7016) has a most Note that adding 5016 and 5016 in the decimal mode does set the Carry. Thus when working in the decimal mode, the programmer should use only branches that depend on the Carry flag or operations that do not depend on the mode at all (such as subtractions or comparisons followed by branches on the Zero flag).

- 8. Ordinary Load (or Pull from the Stack) and Transfer instructions (except fXS) affect the Negative (Sign) and Zero flags. This is not the case with the 8080, 8085, or Z-80 microprocessors. Storing data in memory does not affect any flags.
- 9. INC and DEC cannot be applied to the accumulator. To increment A, use

INCREMENT ACCUMULATOR BY A CEC

SEC

To decrement A, use

DECREMENT ACCUMULATOR BY 1

Ю

CHAPTER 1: GENERAL PROGRAMMING METHODS

6502 ASSEMBLY LANGUAGE SUBROUTINES 4

handling arrays or areas of memory that are longer than 256 bytes. To overcome Whenever the program completes a 256-byte section, it must add 1 to the more significant byte of the indirect address before proceeding to the next section. The processor knows that it has completed a section when index register Y returns to 10. The index registers are only 8 bits long. This creates obvious problems in this, use the indirect indexed (postindexed) addressing mode. This mode allows you to store the starting address of the array in two memory locations on page 0. 0. A typical sequence is

		ď
		NEXT PA
6.1	3	TO THE
YTE	ĝ	ဂ္ဌ
E	15	õ
Ê	GE	ဗ
ဥ	ă	Ś
CEED	ESS 1	IF ONE IS, GO ON TO THE
, PRC	SNI.	J IF
	100F	INDR+1
>	ω	ပ

Memory location INDR + 1 (on page 0) contains the most significant byte of the indirect address. 11. 16-bit counters may be maintained in two memory locations. Counting up is much easier than counting down since you can use the sequence

INC	COUNTL	COUNT UP LESS SIGNIFICANT BYTE CARRYING TO MSB IF NECESSARY
7	1001	

COUNTL contains the less significant byte of a 16-bit counter and COUNTH the more significant byte. Note that we check the Zero flag rather than the Carry flag since, as on most computers, Increment and Decrement instructions do not affect Carry. 12. The BIT instruction (logical AND with no result saved) has several zero page). If you want to test bit 3 of memory location ADDR, you must use the unusual features. In the first place, it allows only direct addressing (absolute and sednence

%00001000 ADDR BIT LDA

BIT also loads the Negative and Oversiow slags with the contents of bits 7 and 6 of the memory location, respectively, regardless of the value in the accumulator. Thus, you can perform the following operations without loading the accumulator at all. Branch to DEST if bit 7 of ADDR is 1

Branch to DEST if bit 6 of ADDR is 0

ADDR DEST BIT Of course, you should document the special use of the Overflow hag for later reference.

should mention Clear (use load immediate with 0 instead), Complement (use ogical EXCLUSIVE OR with the all 1s byte instead), and the previously menoad or store the status register (this can be done through the stack), or perform operations between registers (one must be stored in memory). Other missing instructions include Unconditional Relative Branch (use jump or assign a value to a flag and branch on it having that value), increment and Decrement Accumulator (use the Addition and Subtraction instructions), Arithmetic Shift (copy bit 7 into Carry and rotate), and Test zero or minus (use a comparison with 0 or an increment, decrement sequence). Weller' describes the definition of 5800, 6809, and similar processors. Most of the missing instructions are easy to simulate, although the documentation can become awkward. In particular, we lioned Add (without carry) and Subtract (without borrow). There is also no direct way to load or store the stack pointer (this can be done through index register X), The processor lacks some common instructions that are available on the macros to replace the missing instructions.

14. The 6502 uses the following common conventions:

· 16-bit addresses are stored with the less significant byte first. The order of the bytes is the same as in the 8080, Z-80, and 8085 microprocessors, but opposite the order used in 6800 and 6809.

lion. This convention is also used in the 6800, but the obvious alternative (last instructions store data in the stack using postdecrementing (they subtract 1 from the stack pointer after storing each byte) and load data from the stack using · The stack pointer contains the address (on page 1) of the next available locaoccupied location) is used in the 8080, 8085, Z-80, and 6809 microprocessors. preincrementing (they add 1 to the stack pointer before loading each byte).

· The I (Interrupt) flag acts as a disable. Setting the flag (with SEI) disables the maskable interrupt and clearing the flag (with CLI) enables the maskable interrupt. This convention is the same as in the 6800 and 6809 but the opposite of that used in the 8080, 8085, and Z-80.

THE REGISTER SET

(16-bit) user registers. Thus, variable addresses must normally be stored in pairs (indexed indirect addressing) or postindexing (indirect indexed addressing). The The 6502 assembly language programmer's work is complicated considerably by the processor's limited register set. In particular, there are no address-length of memory locations on page 0 and accessed indirectly using either preindexing ack of 16-bit registers also complicates the handling of arrays or blocks that occupy more than 256 bytes of memory.

If we consider memory locations on page 0 as extensions of the register set, we may characterize the registers as follows:

- The accumulator is the center of data processing and is used as a source and destination by most arithmetic, logical, and other data processing instructions.
- single-operand instructions such as shifts, increment, and decrement. It is also · Index register X is the primary index register for non-indirect uses. It is the the only register that can be used for preindexing, although that mode is not common. Finally, it is the only register that can be used to load or store the stack only register that normally has a zero page indexed mode (except for the LDX STX instructions), and it is the only register that can be used for indexing with pointer.
- · Index register Y is the primary index register for indirect uses, since it is the only register that can be used for postindexing.
- · Memory locations on page 0 are the only locations that can be accessed with the zero page (direct), zero page indexed, preindexed, and postindexed addressing modes.

through 1-7 list instructions that allow particular addressing modes: zero page ists instructions that can be applied directly to memory locations. Tables 1-3 (Table 1-3), absolute (Table 1-4), zero page indexed (Table 1-5), absolute Table 1-1 lists instructions that apply only to particular registers and Table 1-2 Tables 1-1 through 1-7 contain lists of instructions having particular features. indexed (Table 1-6), and preindexing and postindexing (Table 1-7).

We may describe the special features of particular registers as follows:

- tions except CPX, CPY, DEC, and INC. Only register that can be shifted with a single instruction. Only register that can be loaded or stored using preindexed or · Accumulator. Source and destination for all arithmetic and logical instrucpostindexed addressing.
- · Index register X. Can be incremented using INX or decremented using DEX. Only register that can be used as an index in preindexing. Only register that can be used to load or store the stack pointer.
- · Index register Y. Can be incremented using INY or decremented using DEY. Only register that can be used as an index in postindexing.
- addresses for use in postindexing or preindexing. Only memory locations that can · Memory locations on page 0. Only memory locations that can hold indirect be accessed using zero page or zero page indexed addressing.
- · Status register. Can only be stored in the stack using PHP or loaded from the stack using PLP,

CHAPTER 1. GENERAL PROGRAMMING METHODS

Table 1-1: Registers and Applicable Instructions

Instructions
ADC, AND, ASL, BIT, CMP, EOR, LDA, LSŘ, ORA, PHA, PLA, ROL, ROR, SBC, STA, TAX, TAY, TXA, TYA
PHP, PLP (CLC, CLD, CLV, SEC, and SED affect particular flags)
ISR, PHA, PHP, PLA, PLP, RTS, TSX, TXS CPX, DEX, INX, LDX, STX, TAX, TSX, TXA, TXS CPY, DEY, INY, LDY, STY, TAY, TYA
er, LDY, 3

Table 1-2: Instructions That Can Be Applied Directly to Memory Locations

lustruction	Function
ASL	Arithmetic shift left
BIT	Bit test (test bits 6 and 7)
DEC	Decrement by 1
INC	Increment by 1
LSR	Logical shift right
ROL	Rotate left
ROR	Rotate right

Table 1-3: Instructions That Allow Zero Page Addressing

Instruction	Function
ADC	Add with Carry
QNA	Logical AND
ASL	Arithmetic shift left
Tig	Bit lest
CMP	Compare memory and accumulator
CPX	Compare memory and index register X
CPY	Compare memory and index register Y
DEC	Decrement by 1
EOB	Logical EXCLUSIVE OR
SC	Increment by 1
LDA	Load accumulator
XOT	Load index register X
ΛOΤ	Load index register Y
TSK	Logical shift right
ORA	Logical OR
ROL	Rotate teft
ROR	Rotate right
SBC	Subtract with Carry
STA	Store accumulator
XLS	Store index register X
STY	Store index register Y

8 6502 ASSEMBLY LANGUAGE SUBROUTINES

Table 1-4: Instructions That Allow Absolute (Direct) Addressing

Instruction	Function
ADC	Add with Carry
ASL	Arithmetic shift left
FIE	Logical bit test
CMP	Compare memory and accumulator
CPX	Compare memory and index register X
CPY	Compare memory and index register Y
DEC	Decrement by 1
EOR	Logical EXCLUSIVE OR
INC	Increment by I
JMP	Jump unconditional
JSR	Jump to subroutine
VG1	Load accumulator
LDX	Load index register X
LDY	Load index register Y
LSR	Legical shift right
ORA	Logical OR
ROL	Rotale left
ROR	Rotate right
SBC	Subtract with Carry
STA	Store accumulator
xTx	Store index register X
STY	Store index register Y

Table 1-5: Instructions That Allow Zero Page Indexed Addressing

Function	Add with Carry Logical AND Arithmetic shift left Compare memory and accumulator Decrement by 1 Logical EXCLUSIVE OR Increment by 1 Load index register Y Logical shift right Logical OR Rotate feft Rotate feft Rotate feft Substact with Carry Store accumulator Store accumulator	Load index register X Store index register X
Instruction	ADC AND AND ASI CMP DEC EOR INC ILDA ILSR ISR ORA ROL ROL ROL ROL SIC SIA	LDX STX
	Index Register X	Index Register Y

CHAPTER 1: GENERAL PROGRAMMING METHODS 9

Table 1-6: Instructions That Allow Absolute Indexed Addressing

Table 1-7: Instructions That Allow Postindexing and Preindexing

Function	Add with Carry Logical AND Compare memory and accumulator Logical EXCLUSIVE OR Load accumulator Logical OR Subtract with Carry Store accumulator
Instruction	ADC AND CMP EOR LDA ORA SBC STA

· Stack pointer. Always refers to an address on page 1. Can only be loaded from or stored in index register X using TXS and TSX, respectively.

Note the following:

- · Almost all data processing involves the accumulator, since it provides one operand for arithmetic and logical instructions and the destination for the result.
- · Only a limited number of instructions operate directly on the index registers or on memory locations. An index register can be incremented by 1, decre-The data in a memory location can be incremented by 1, decremented by 1, mented by 1, or compared to a constant or to the contents of an absolute address. shifted left or right, or rotated left or right.
- · The available set of addressing methods varies greatly from instruction to instruction. Note in particular the limited sets available with the instructions BIT, CPX, CPY, LDX, LDY, STX, and STY.

Register Transfers

single instruction can transfer data from an index register to the accumulator, Only a limited number of direct transfers between registers are provided. A from the accumulator to an index register, from the stack pointer to index register X, or from index register X to the stack pointer. The mnemonics for the transfer instructions have the form TSD, where "S" is the source register and "D" is the destination register as in the convention proposed in IEEE Standard 694.2 The status (P) register may only be transferred to or from the stack using PHP or PLP.

LOADING REGISTERS FROM MEMORY

The 6502 microprocessor offers many methods for loading registers from memory. The following addressing modes are available: zero page (direct), absolute (direct), immediate zero page indexed, absolute indexed, postindexed, and preindexed. Osborne, describes all these modes in Chapter 6 of An Introduction to Microcomputers: Volume 1 - Basic Concepts.

Direct Loading of Registers

memory using direct addressing. A special zero page mode loads registers from The accumulator, index register X, and index register Y can be loaded from

CHAPTER 1: GENERAL PROGRAMMING METHODS 11

minology for 6502 refers to zero page direct addressing as zero page addressing and addresses on page 0 more rapidly than from addresses on other pages. Terto the more general direct addressing as absolute addressing.

Examples

1. LDA \$40

special zero page addressing mode requires less time and memory than the more This instruction loads the accumulator from memory location 004016. The general absolute (direct) addressing.

2. LDX \$C000

This instruction loads index register X from memory location C00014. It uses absolute (direct) addressing.

Immediate Loading of Registers

This method can be used to load the accumulator, index register X, or index register Y with a specific value.

Examples

1. LDY #6

This instruction toads index register Y with the number 6. The 6 is an 8-bit data item, not a 16-bit address; do not confuse the number 6 with the address

2. LDA # \$E3

This instruction loads the accumulator with the number E316.

Indexed Loading of Registers

The instructions LDA, LDX, and LDY can be used in the indexed mode. The similarly, index register Y cannot be loaded using Y as an index. As with direct addressing, a special zero page mode is provided. Note, however, that the limitations are that index register X cannot be loaded using X as an index; accumulator cannot be loaded in the zero page mode using Y as an index.

Examples

1. LDA \$0340,X

This instruction loads the accumulator from the address obtained by indexing with index register X from the base address 0340 is; that is, the effective address is 0340₁₄ + (X). This is the typical indexing described in An Introduction to Microcomputers: Volume I - Basic Concepts.4

2. LDX \$40,Y

This instruction loads index register X from the address obtained by indexing with register Y from the base address 004014. Here the special zero page indexed mode saves time and memory.

Postindexed Loading of Registers

address is taken from two memory locations on page 0. Otherwise, this mode is The instruction LDA can be used in the postindexed mode, in which the base the same as regular indexing.

Example

LDA (\$40).Y

This instruction loads the accumulator from the address obtained by indexing with index register Y from the base address in memory locations 0040_{1s} and 0041 10. This mode is restricted to page 0 and index register Y. It also assumes that the indirect address is stored with its less significant byte first (at the lower address) in the usual 6502 manner.

Preindexed Loading of Registers

The instruction LDA can be used in the preindexed mode, in which the indexed address is itself used indirectly. This mode is restricted to page 0 and index register X. Note that it also assumes the existence of a table of 2-byte indirect addresses, so that only even values in X make sense.

Example

LDA (\$40,X)

the two bytes of memory starting at $0040_{16} + (X)$. This mode is uncommon; one indexing with register X from the base address 0040 is. The indirect address is in This instruction loads the accumulator from the indirect address obtained by of its uses is to select from a table of device addresses for input/output.

Stack Loading of Registers

loads the status (P) register. This is the only way to load the status register with a subtracts I from the stack pointer. The instruction PLP is similar, except that it The instruction PLA loads the accumulator from the top of the stack and specific value. The index registers cannot be loaded directly from the stack, but

they can be loaded via the accumulator. The required sequences are

(for index register X)

PLA

JTOP OF STACK TO JAND ON TO X

(for index register Y)

JOP OF STACK TO JAND ON TO Y PLA

The stack has the following special features:

- · It is always located on page 1 of memory. The stack pointer contains only the less significant byte of the next available address.
- ment the stack pointer by 1 after storing each byte. Data is loaded from the stack using preincrementing — the instructions increment the stack pointer by 1 before · Data is stored in the stack using postdecrementing - the instructions decreloading each byte.
- · As is typical with microprocessors, there are no overflow or underflow indicators.

STORING REGISTERS IN MEMORY

The same approaches that we used to load registers from memory can also be used to store registers in memory. The only differences between loading and storing registers are

- directly store a number in memory. Instead, it must be transferred through a · Store instructions do not allow immediate addressing. There is no way to register
- · STX and STY allow only zero page indexed addressing. Neither allows absolute indexed addressing.
- · As you might expect, the order of operations in storing index registers in the stack is the opposite of that used in loading them from the stack. The sequences

(for index register X)

HOVE K TO A JAND THEN TO TOP OF STACK

(for index register Y)

HOVE Y TO A AND THEN TO TOP OF STACK

Other storage operations operate in exactly the same manner as described in the discussion of loading registers.

Examples

1. STA \$50

This instruction stores the accumulator in memory location 0050₁₄. The special zero page mode is both shorter and faster than the absolute mode, since the more significant byte of the address is assumed to be 0.

2. STX \$17E8

This instruction stores index register X in memory location 17E8₁₆. It uses the absolute addressing mode with a full 16-bit address.

3. STA \$A000,Y

This instruction stores the accumulator in the effective address obtained by adding index register Y to the base address $A000_{16}$. The effective address is $A000_{16} + (Y)$.

4. STA (\$50),Y

This instruction stores the accumulator in the effective address obtained by adding index register Y to the base address in memory locations 0050₁₆ and 0051₁₆. The instruction obtains the base address indirectly.

5. STA (\$43,X)

This instruction stores the accumulator in the effective address obtained indirectly by adding index register X to the base 0043_{16} . The indirect address is in the two bytes of memory starting at $0043_{16} + (X)$.

STORING VALUES IN RAM

The normal way to initialize RAM locations is through the accumulator, one byte at a time. The programmer can also use index registers X and Y for this pur-

Examples

pose.

1. Store an 8-bit item (VALUE) in address ADDR.

	ä
GET THE VALUE	INITIALIZE LOCATION
#VALUE	ADDR
rDA	STA

R

We could use either LDX, STX or LDY, STY instead of the LDA, STA sequence. Note that the 6502 treats all values the same; there is no special CLEAR instruction for generating 0s.

CHAPTER 1: GENERAL PROGRAMMING METHODS 15

2. Store a 16-bit item (POINTER) in addresses ADDR and ADDR + 1 (MSB in ADDR + 1).

We assume that POINTER consists of POINTH (more significant byte) and POINTL (less significant byte).

LDA #POINTL ;GET LSB
STA ADDR ;INITIALIZE LOCATION ADDR
LDA #POINTH ;GET MSB
STA ADDR+1 ;INITIALIZE LOCATION ADDR+1

This method allows us to initialize indirect addresses on page 0 for later use with postindexing and preindexing.

ARITHMETIC AND LOGICAL OPERATIONS

Most arithmetic and logical operations (addition, subtraction, AND, OR, and EXCLUSIVE OR) can be performed only between the accumulator and an 8-bit byte in memory. The result replaces the operand in the accumulator. Arithmetic and logical operations may use immediate, zero page (direct), absolute (direct), indexed, zero page indexed, indexed indirect indexed addressing.

Examples

1. Add memory location 0040₁₆ to the accumulator with carry.

ADC \$40

This instruction adds the contents of memory location $0040_{\mu a}$ and the contents of the Carry flag to the accumulator.

2. Logically OR the accumulator with the contents of an indexed address obtained using index register X and the base $17E0_{1a}$.

ORA \$17E0,X

The effective address is $17E0_{16} + (X)$

3. Logically AND the accumulator with the contents of memory location B470...

AND \$8470

Note the following special features of the 6502's arithmetic and togical instruc-

· The only addition instruction is ADC (Add with Carry). To exclude the Carry, you must clear it explicitly using the sequence

540 ; ADD WITHOUT CARRY

S C C C

· The only subtraction instruction is SBC (Subtract with Borrow). This instruction subtracts a memory location and the complemented Carry flag from the accumulator. SBC produces

$$(A) = (A) - (M) - (I - CARRY)$$

where M is the contents of the effective address. To exclude the Carry, you must set it explicitly using the sequence

HAKE INVERTED BORROW ONE	SUBTRACT WITHOUT CARRY
	540
EC	BC

Note that you must set the Carry flag before a subtraction, but clear it before an

- · Comparison instructions perform subtractions without changing registers (except for the flags in the status register). Here we have not only CMP (Compare Memory with Accumulator), but also CPX (Compare Memory with Index Register X) and CPY (Compare Memory with Index Register Y). Note the differences between CMP and SBC; CMP does not include the Carry in the subtraction, change the accumulator, or affect the Overflow flag.
 - ment the accumulator by EXCLUSIVE ORing it with a byte which contains all 1s different and 0 if they are the same. Thus, EXCLUSIVE ORing with a 1 will pro-(111111111, or FF1,). Remember, the EXCLUSIVE OR of two bits is 1 if they are · There is no explicit Complement instruction. However, you can compleduce a result of 0 if the other bit is 1 and 1 if the other bit is 0, the same as a logical complement (NOT instruction).

Thus we have the instruction

COMPLEMENT ACCUMULATOR EOR

- · The BIT instruction performs a logical AND but does not return a result to the accumulator. It affects only the flags. You should note that this instruction allows only direct addressing (zero page or absolute); it does not allow immediate or indexed addressing. More complex operations require several instructions; ypical examples are the following:
- · Add memory locations OPER1 and OPER2, place result in RESLT

GET FIRST OPERAND MAKE CARRY ZERO	JADD SECOND OPERAND	ISAVE SUM
OPERI	OPER2	RESLT
¥G.	វដ្ឋ	¥

Note that we must load the first operand into the accumulator and clear the Carry before adding the second operand.

· Add a constant (VALUE) to memory location OPER. GET CURRENT VALUE HAKE CARRY 2ERO ADD VALUE NALUE OPER CLC ADC STA

JADD 1 TO CURRENT VALUE f VALUE is 1, we can shorten this to INC

Similarly, if VALUE is -1, we have

SUBTRACT 1 FROM CURRENT VALUE

BIT MANIPULATION

The programmer can set, clear, complement, or test bits by means of logical operations with appropriate masks. Shift instructions can rotate or shift the accumulator or a memory location. Chapter 7 contains additional examples of bit manipulation.

You may operate on individual bits in the accumulator as follows:

- · Set them by logically ORing with 1s in the appropriate positions.
- · Clear them by logically ANDing with 0s in the appropriate positions.
- · Invert (complement) them by logically EXCLUSIVE ORing with 1s in the appropriate positions.
- · Test them by logically ANDing with 1s in the appropriate positions.

Sxamples

1. Set bit 6 of the accumulator.

#01000000 ISET BIT 6 BY ORING WITH 1

2. Clear bit 3 of the accumulator,

##11110111 , CLEAR BIT 3 BY ANDING WITH AND

3. Invert (complement) bit 2 of the accumulator.

#00000100 , INVERT BIT 2 BY XORING WITH 1

4. Test bit 5 of the accumulator. Clear the Zero flag if bit 5 is a logic 1 and set he Zero flag if bit 5 is a logic 0.

##00100000 ,TEST BIT 5 BY ANDING WITH 1

You can change more than one bit at a time by changing the masks.

- 5. Set bits 4 and 5 of the accumulator,
- ##UU11000U ;SET BITS 4 AND 5 BY ORING WITH 1

Original contents of Carry flag and accumulator or memory location

B, B, B, B, B, B, B, B,

၁

B₆ B₅ B₄ B₃ B₂ B₁ B₀

æ,

After ASL (Arithmetic Shift Left)

6. Invert (complement) bits 0 and 7 of the accumulator.

#\$10000001 ; INVERT BITS 0 AND 7 BY XORING WITH 1

Set bit 4 of memory location 0040_{to}.

\$40 \$\$00010000 ;SET BIT 4 BY ORING WITH 1 \$40

· Clear bit 1 of memory location 17E0₁₆.

INC. These shortcuts are useful when you are storing a single 1-bit flag in a byte memory location is using an increment (INC, INX, or INY) to set it (if you know that it is 0) and a decrement (DEC, DEX, or DEY) to clear it (if you know that it is 1). If you do not care about the other bit positions, you can also use DEC or of memory.

(left) one position, filling the leftmost (rightmost) bit with a 0. Figures 1-1 and 1provide a circular shift (rotate) of the accumulator or a memory location as shown in Figures 1-3 and 1-4. Rotates operate as if the accumulator or memory location 2 describe the effects of these two instructions. The instructions ROL and ROR and the Carry flag formed a 9-bit circular register. You should note the following:

- live flag to the value that was in bit position 6.

- and the Carry flag. This is useful in performing serial I/O and in handling single · Rotates allow you to move serial data between memory or the accumulator bits of information such as Boolean indicators or parity.

Multibit shifts simply require the appropriate number of single-bit instruc-

Examples

1. Rotate accumulator right three positions.

The only general way to manipulate bits in other registers or in memory is by moving the values to the accumulator.

CLEAR BIT 1 BY ANDING WITH 0 \$17E0 #\$11111101 \$17E0 LDA

Original contents of Carry flag and accumulator or memory location

B, B, B, B, B, B, B, B,

ပ

Figure 1-1: The ASL (Arithmetic Shift Left) Instruction

An occasional, handy shortcut to clearing or setting bit 0 of a register or

The instruction LSR (ASL) shifts the accumulator or a memory location right

Original contents of Carry flag and accumulator or memory tocation

B, B, B, B, B, B, B, B

ပ

After ROL (Rotate Left)
Carry
Data

B, B, B, B, B, B, B, C

Figure 1-2: The LSR (Logical Shift Right) Instruction

0 B, B, B, B, B, B, B, B,

After LSR (Logical Shift Right)

· Left shifts set the Carry to the value that was in bit position 7 and the Nega-

· Right shifts set the Carry to the value that was in bit position 0.

· Rotates preserve all the bits, whereas LSR and ASL destroy the old Carry

After ROR (Rotate Right)

Original contents of Carry flag and accumulator or memory location

B, B, B, B, B, B, B, B, B,

၁

Figure 1-3: The ROL (Rotate Left) Instruction

C B, B, B, B, B, B, B, B,

igure 1-4: The ROR (Rotate Right) Instruction

ally four positions.

1700 ₁₆ left logica				
y location 1	\$1700	\$1700	\$1700	\$1700
Shift memory location	ASE	ASE	ASL	ASL

An alternative approach would be to use the accumulator; that is,

\$1/00	4	4	4	⋖	\$1700
r DA	AST	ASL	ASL	ASL	STA

The second approach is shorter (10 bytes rather than 12) and faster (16 clock cycles rather than 24), but it destroys the previous contents of the accumulator.

You can implement arithmetic shifts by using the Carry flag to preserve the current value of bit 7. Shifting right arithmetically is called sign extension, since it copies the sign bit to the right. A shift that operates in this manner preserves the sign of a two's complement number and can therefore be used to divide or normalize signed numbers.

Examples

1. Shist the accumulator right 1 bit arithmetically, preserving the sign (most significant) bit.

SAVE THE ACCUMULATOR MOVE BIT 7 TO CARRY RESTORE THE ACCUMULATOR	SHIPT ACCUMULATION THE TAIL STATE
€	4
TAX ASL TXA	æ ⊙æ

When the processor performs ROR A, it moves the Carry (the old bit 7) to bit 7 and bit 7 to bit 6, thus preserving the sign of the original number.

2. Shift the accumulator left 1 bit arithmetically, preserving the sign (most significant) bit.

				HIT 7							
SAVE BIT 7 IN POSITION 0		CHANGE CARRY TO OLD BIT 7		ISHIFT THE ACCUMULATOR, PRESERVING		ISHIFT A. MOVING BIT 7 TO CARRY	WAS BIT 7 12	YES THEN KEEP IT]		1 NO. THEN KEEP IT 2580	
∢		~		¥		¥	CLRSGN	# & 1 UUUUUUU	EXIT	#80111111	
ROL	TAX	LSR	TXA	ROR		ASL	BCC	ORA	BMI	AND	d CN
					or 0					CLRSGN	EXIT
	¥	ROL A SAVE BIT 7 IN POSITION 0	« «	« «	ROL A TAX LSR A TXA A ROR A	< < <	ROL A TAX LSR A TXA ROR A ASL A	ROL A TAX LSR A TXA ROR A ASL A BCC CLRSGN	ROL A TAX LSR A TXA ROR A ASL A ASL A BCC CLRSGN ORA ##LUUUUUU	ROL A TAX LSR A TXR A TXR A ROR A ROR A 8CC CLRSGN ORA #810000000 BMI EXIT	ROL A TAX LSR A TXA TXA ROR A ROR A ROC CLRSGN ORA #11UUU0000 BMI EXIT CLRSGN AND #80111111

BMI EXIT always forces a branch.

MAKING DECISIONS

We will now discuss procedures for making three types of decisions:

- · Branching if a bit is set or cleared (a logic 1 or a logic 0).
 - · Branching if two values are equal or not equal.
- · Branching if one value is greater than another or less than it.

The first type of decision allows the processor to sense the value of a flag, switch, status line, or other binary (ON/OFF) input. The second type of decision allows the processor to determine whether an input or a result has a specific value (e.g., an input is a specific character or terminator or a result is 0). The third type of decision allows the processor to determine whether a value is above or below a numerical threshold (e.g., a value is valid or invalid or is above or below a warning level or set point). Assuming that the primary value is in the accumulator and the secondary value (if needed) is in address ADDR, the procedures are as follows.

Branching Set or Cleared Bit

• Determine if a bit is set or cleared by logically ANDing the accumulator with a 1 in the appropriate bit position and 0s in the other bit positions. The Zero flag then reflects the bit value and can be used for branching (with BEQ or BNE).

Examples

1. Branch to DEST if bit 5 of the accumulator is 1.

AND #%00100000 ;TEST BIT 5 OF A BNE DEST

The Zero flag is set to 1 if and only if bit 5 of the accumulator is 0. Note the inversion here.

If we assume that the data is in address ADDR, we can use the BIT instruction to produce an equivalent effect. To branch to DEST if bit 5 of ADDR is 1, we can use either

LDA ADDR
AND #\$00100000
BNE DEST
Of
LDA #\$00100000
BIT ADDR

We must reverse the order of the operations, since BIT does not allow immediate addressing. It does, however, leave the accumulator unchanged for later use.

2. Branch to DEST if bit 2 of the accumulator is 0.

#800000100 ;TEST BIT 2 OF A

available readily as the Negative flag after a Load or Transfer instruction; bit 0 can be moved to the Carry with LSR A or ROR A; bit 6 can be moved to the Negative There are special short procedures for examining bit positions 0, 6, or 7. Bit 7 is flag with ASL A or ROL A.

3. Branch to DEST if bit 7 of memory location ADDR is 1.

YES, BRANCH IS BIT 7 13

Note that LDA affects the Zero and Negative flags; so do transfer instructions such as TAX, TYA, TSX (but not TXS), and PLA. Store instructions (including PHA) do not affect any flags.

4. Branch to DEST if bit 6 of the accumulator is 0.

MOVE BIT 6 TO BIT 7 DEST 5. Branch to DEST if bit 0 of memory location ADDR is 1.

HOVE BIT 0 OF ADDR TO CARRY JAND THEN TEST THE CARRY ADDR DEST The BIT instruction has a special feature that allows one to readily test bit 6 or bit 7 of a memory location. When the processor executes BIT, it sets the Negative flag to the value of bit 7 of the addressed memory location and the Overflow flag to the value of bit 6, regardless of the contents of the accumulator.

6. Branch to DEST if bit 7 of memory location ADDR is 0.

TEST BIT 7 OF ADDR

This sequence does not affect or depend on the accumulator.

7. Branch to DEST if bit 6 of memory location ADDR is 1.

TEST BIT 6 OF ADDR ADDR Dest BIT

This sequence requires careful documentation, since the Overflow flag is being used in a special way. Here again, the contents of the accumulator do not change or affect the sequence at all.

Branching Based on Equality

· Determine if the value in the accumulator is equal to another value by subtraction. The Zero flag will be set to 1 if the values are equal. The Compare

nstruction (CMP) is more useful than the Subtract instruction (SBC) because Compare does not change the accumulator or involve the Carry.

1. Branch to DEST if the accumulator contains the number VALUE.

IIS DATA = VALUE? YES, BRANCH #VALUE Dest

We could also use index register X with CPX or index register Y with CPY.

2. Branch to DEST if the contents of the accumulator are not equal to the conlents of memory location ADDR.

IS DATA = VALUE IN MEMORY? 1NO, BRANCH ADDR

3. Branch to DEST if memory location ADDR contains 0.

; IS DATA ZERO? ; YES, BRANCH LDA BEQ

We can handle some special cases without using the accumulator.

4. Branch to DEST if memory location ADDR contains 0, but do not change the accumulator or either index register.

TEST MEMORY FOR ZERO ADDR ADDR DEST

BRANCH IF IT IS FOUND

5. Branch to DEST if memory location ADDR does not contain 1.

SET ZERO FLAG IF ADDR IS 1

This sequence, of course, changes the memory location.

6. Branch to DEST if memory location ADDR contains FF₁₆.

SET ZERO FLAG IF ADDR IS FF

INC does not affect the Carry flag, but it does affect the Zero flag. Note that you cannot increment or decrement the accumulator with INC or DEC.

Branching Based on Magnitude Comparisons

· Determine if the contents of the accumulator are greater than or less than some other value by subtraction. If, as is typical, the numbers are unsigned, the Carry flag indicates which one is larger. Note that the 6502's Carry flag is a negalive borrow after comparisons or subtractions, unlike the true borrow produced by such processors as the 8080, Z-80, and 6800. In general,

- Carry = 1 if the contents of the accumulator are greater than or equal to the value subtracted from it. Carry = 1 if the subtraction does not require (generate) a borrow.
- · Carry = 0 if the value subtracted is larger than the contents of the accumulator. That is, Carry = 0 if the subtraction does require a borrow.

Note that the Carry is the inverse of a normal borrow. If the two operands are equal, the Carry is set to 1, just as if the accumulator were larger. If, however, you want equal values to affect the Carry as if the other value were larger, all that you must do is reverse the identities of the operands, that is, you must subtract in reverse, saving the accumulator in memory and loading it with the other value instead.

Examples .

1. Branch to DEST if the contents of the accumulator are greater than or equal to the number VALUE.

CMP #VALUE ;IS DATA ABOVE VALUE?
BCS DEST ;YES, BRANCH

The Carry is set to 1 if the unsigned subtraction does not require a borrow.

2. Branch to DEST if the contents of memory address OPER1 are less than the contents of memory address OPER2.

LDA OPERI ;GET FIRST OPERAND
CMP OPER2 ;IS IT LESS THAN SECOND OPERAND?
BCC DEST ;YES, BRANCH

The Carry will be set to 0 if the subtraction requires a borrow.

3. Branch to DEST if the contents of memory address OPER1 are less than or equal to the contents of memory address OPER2.

LDA OPER2 ;GET SECOND OPERAND
CMP OPER1 ;IS IT GREATER THAN OR EQUAL TO FIRST?
BCS DEST ;YES, BRANCH

If we loaded the accumulator with OPER1 and compared to OPER2, we could branch only on the conditions

- · OPER1 greater than or equal to OPER2 (Carry set)
- · OPER1 less than OPER2 (Carry cleared)

Since neither of these is what we want, we must handle the operands in the opposite order.

If the values are signed, we must allow for the possible occurrence of two's complement overflow. This is the situation in which the difference between the numbers cannot be contained in seven bits and, therefore, changes the sign of the result. For example, if one number is +7 and the other is -125, the difference is

-132, which is beyond the capacity of eight bits (it is less than -128, the most negative number that can be contained in eight bits).

Thus, in the case of signed numbers, we must allow for the following two possibilities:

- · The result has the sign (positive or negative, as shown by the Negative flag) that we want, and the Overflow flag indicates that the sign is correct.
- · The result does not have the sign that we want, but the Overflow flag indicates that two's complement overflow has changed the real sign.

We have to look for both a true positive (the sign we want, unaffected by over-flow) or a false negative (the opposite of the sign we want, but inverted by two's complement overflow).

Examples

1. Branch to DEST if the contents of the accumulator (a signed number) are greater than or equal to the number VALUE.

CLEAR INVERTED BORROW	PERFORM THE SUBTRACTION		TRUE POSITIVE, NO OVERFLOW		FALSE NEGATIVE, OVERFLOW	
	#VACUE	FNEG	DEST	DONE	DEST	
SEC	SBC	BVS	BPL	BMI	BMI	NOP
					FNEG	DONE

2. Branch to DEST if the contents of the accumulator (a signed number) are less than the contents of address ADDR.

CLEAR INVERTED BORROW	PERFORM THE SUBTRACTION		TRUE POSITIVE, NO OVERFLOW		FALSE NEGATIVE, OVERFLOW	
	ADDR	FNEG	DEST	DONE	DEST	
SEC	SBC	BVS	BMI	BPL	348	NOP
					FNEG	DONE

Note that we must set the Carry and use SBC, because CMP does not affect the Overflow flag.

Tables 1-8 and 1-9 summarize the common instruction sequences used to make decisions with the 6502 microprocessor. Table 1-8 lists the sequences that depend only on the value in the accumulator; Table 1-9 lists the sequences that depend on numerical comparisons between the contents of the accumulator and a specific value or the contents of a memory location. Tables 1-10 and 1-11 contain the sequences that depend on an index register or on the contents of a memory location alone.

26 6502 ASSEMBLY LANGUAGE SUBROUTINES

Table 1-8: Decision Sequences Depending on the Accumulator Alone

Fing-Setting Instruction AND * MASK (1 in bit position) AND * MASK (1 in bit position) ASE A of ROL A	Conditional Branch BEQ BNE
AND # MASK (1 in bit position) AND # MASK (1 in bit position) ASE A of ROL A	BEQ BNE
AND # MASK (I in bit position) AND # MASK (I in bit position)	BNE
AND #MASK (1 in bit position) ASE A or ROL A	SNE
ASE A or ROL A	
() () () () () () () () () ()	BCC
CM F # U (Dreserves A)	BPL
A CL A or BOL A	BCS
CMP #0 (preserves A)	BMI
# 10d 20 to 100	BPL
שלו א מו אסב א	
ASL A or ROL A	EW E
LSR A or ROR A	သူ
SR A OF ROR A	BCS
I DA PLA TAX TAY TXA. OF TYA	BEQ
DA OLA TAN TAN TYA	E S
EDA, FLA, 19A, 1841, 1843, 521, 1843, 541	
LDA, PLA, TAX, TAY, TXA, or TYA	14g
LDA, PLA, TAX, TAY, TXA, or TYA	BW
2022211111	ASL A or ROL A CMP #0 (preserves A) ASL A or ROL A ASL A or ROL A ASL A or ROR A LSR A or ROR A LSR A or ROR A LDA, PLA, TAX, TAY, TXA, or TYA

Table 1-9: Decision Sequences Depending on Numerical Comparisons

(A) = VALUE (A) + VALUE (A) > VALUE (unsigned) (A) < VALUE (unsigned) (A) = (ADDR) (A) + (ADDR)	Condition Flag-Setting	flag-Setting Instruction
CMP		*VALUE *VALUE *VALUE ADDR ADDR ADDR ADDR

CHAPTER 1: GENERAL PROGRAMMING METHODS 27

Table 1-10: Decision Sequences Depending on an Index Register

	Condition	Flag. Setting Instruction	Conditional Branch
	(X or Y) = VALUE	CPX or CPY #VALUE	BEO
	(X or Y) ≠ VALUE	CPX or CPY *VALUE	BNE
	(X or Y) ≥ VALUE (unsigned)	CPX or CPY #VALUE	BCS
	(X or Y) < VALUE (unsigned)	CPX or CPY #VALUE	BCC
	(X or Y) = (ADDR)	CPX or CPY ADDR	BEO
	(X or Y) + (ADDR)	CPX or CPY ADDR	BNE
	(X or Y) ≥ (ADDR) (unsigned)	CPX or CPY ADDR	BCS
_	(X or Y) < (ADDR) (unsigned)	CPX or CPY ADDR	BCC

Table 1-11: Decision Sequences Depending on a Memory Location Alone

Candition	Flag-Setting Instruction (s)	Conditional Branch
Bit 7 = 0	BIT ADDR ASI ADDR or BOI ADDR	BPL
Bit 7 = 1	BITADOR	BMI
Bit 6 = 0	BIT ADDR OF RUL ADDR	BCS
Bit 6 = 1	ASE ADDR OF ROL ADDR BIT ADDR ASI ADDR OF BOL A 1908	PBL BVS
(ADDR) = 0 (ADDR) + 0	INC ADDR, DEC ADDR	BEQ
Bit 0 = 0	LSR ADDR or ROR ADDR	BCC
	LSN ADDR OF ROR ADDR	SCS.

LOOPING

The simplest way to implement a loop (that is, repeat a sequence of instructions) with the 6502 microprocessor is as follows:

- 1. Load an index register or memory location with the number of times the sequence is to be executed.
- 2. Execute the sequence.
- 3. Decrement the index register or memory location by 1.
- 4. Return to Step 2 if the result of Step 3 is not 0.

Typical programs look like this:

COUNT = NUMBER OF REPETITIONS instructions to be repeated #NTIMES LUX LOOP

availability of zero page indexed modes. Index register Y's special feature is its Nothing except clarity stops us from counting up (using INX, INY, or INC); of course, you must change the initialization appropriately. As we will see later, a 6-bit counter is much easier to increment than it is to decrement. In any case, he instructions to be repeated must not interfere with the counting of the repetiindex register X's special features are its use in preindexing and the wide use in postindexing. As usual, memory locations on page 0 are shorter and faster lions. You can store the counter in either index register or any memory location. to use than are memory locations on other pages.

Of course, if you use an index register or a single memory location as a counter, you are limited to 256 repetitions. You can provide larger numbers of repetitions by nesting toops that use a single register or memory location or by using a pair of memory locations as illustrated in the following examples:

Nested loops

ter Iter				DECREMENT LANER COUNTER	1	DECREMENT OUTER COUNTER	
Court				MNER		OTER	
OUTER INNER		4	פרעה	ENT 1		ENTO	
START OUTER COUNTER;		1	50,50	DECREM		DECREM	
		4	3				
#NTIMM #NTIME		4 1 1 1 1 1 1	Instructions to be repeated		LOOPI		LOOPO
rox rox			•	DEX	BNE	DEX	BNE
00000	1,00						

The outer loop restores the inner counter (index register Y) to its starting value

ing produces a multiplicative factor - the instructions starting at LOOPI are repeated NTIMM × NTIML times. Of course, a more general (and more reasonable) approach would use two memory locations on page 0 instead of two index (NTIML) after each decrement of the outer counter (index register X). The nestregisters.

· 16-bit counter in two memory locations

						EDED	
						ä	
						15	
OUNTER	OUNTER			UNTER		COUNTER	
Č N	Ö			9)	Ö	
Ö	5			Q,	•	4.SB	
S	MSE		0	LSB		ę,	
INITIALIZE LSB OF COUNTER	INITIALIZE MSB OF COUNTER		be repeate	INCREMENT LSB OF COUNTER		JAND CARRY TO MSB OF COUNTER IF NEEDED	
-	*-	,	2	•	•		
#NTIMIC COUNTI	#NTIMHC COUNTH	•	Instructions to be repeated	NTIMEC	LOOP	NTIMHC	TOO P
LDA STA	LDA			E.	BNE	INC	Z
		LOOP					

the Zero flag, since INC does not affect the Carry flag. Counting up is much to the more significant byte. Note that we can recognize a carry only by checking simpler than counting down; the comparable sequence for decrementing a 16-bit The idea here is to increment only the less significant byte unless there is a carry counter is

				2 ERO		
IS LSB OF COUNTER ZERO?		; YES, BORROW FROM MSB	DECREMENT LSB OF COUNTER	CONTINUE IF LSB HAS NOT REACHED	OR IF MSB HAS NOT REACHED ZERO	
NTIME	CNTLSB	NTIMH	NTIME	LOOP	NTIME	T00P
roy T	BNE	DEC	DEC	BNE	LDA	BNE
			CNTLSB			

If we count up, however, we must remember to initialize the counter to the complement of the desired value (indicated by the names NTIMLC and NTIMHC in the program using INC)

ARRAY MANIPULATION

The simplest way to access a particular element of an array is by using indexed addressing. One can then

- 1. Manipulate the element by indexing from the starting address of the array.
- ing the index register using INX or INY, or access the preceding element (at the next lower address) by decrementing the index register using DEX or DEY. One 2. Access the succeeding element (at the next higher address) by increment-

31

could also change the base; this is simple if the base is an absolute address, but awkward if it is an indirect address.

Typical array manipulation procedures are easy to program if the array is onedimensional, the elements each occupy 1 byte, and the number of elements is 3. Access an arbitrary element by loading an index register with its index. less than 256. Some examples are · Add an element of an array to the accumulator. The base address of the array is a constant BASE. Update index register X so that it refers to the succeeding 8bit element.

; ADD CURRENT ELEMENT; ADDRESS NEXT ELEMENT BASE, X

ZCOUNT if it is. Assume that the address of the array is a constant BASE and its · Check to see if an element of an array is 0 and add 1 to memory location index is in index register X. Update index register X so that it refers to the preceding 8-bit element.

GET CURRENT ELEMENT
IS ITS VALUE ZERO?
YES, ADD 1 TO COUNT OF ZEROS
ADDRESS PRECEDING ELEMENT BASE, X UPDDT 2COUNT INC UPDDT

· Load the accumulator with the 35th element of an array. Assume that the starting address of the array is BASE.

GET INDEX OF REQUIRED ELEMENT GOSTAIN THE ELEMENT #35 BASE,X rox roy

The most efficient way to process an array is to start at the highest address and register down to 0 and exit when the Zero flag is set. You must adjust the initialization and the indexed operations slightly to account for the fact that the 0 work backward. This is the best approach because it allows you to count the index index is never used. The changes are

- · Load the index register with the number of elements.
- · Use the base address START-1, where START is the lowest address actually occupied by the array.

If, for example, we want to perform a summation starting at address START and continuing through LENGTH elements, we use the program

ARRAY				
START AT THE END OF THE ARRAY (CLEAR THE SUM INITIALLY		JADD THE NEXT ELEMENT		COUNT ELEMENTS
#LENGTH #0		START-1, X		ADBYTE
LDX	CIC	ADC	DEX	BNE
	ADBYTE			

selves addresses (as in a table of starting addresses). The basic problem is the lack of 16-bit registers or 16-bit instructions. The processor can never be instructed to nandle more than 8 bits. Some examples of more general array manipulation are Manipulating array elements becomes more difficult if you need more than one element during each iteration (as in a sort that requires interchanging of elements), if the elements are more than one byte long, or if the elements are them· Load memory locations POINTH and POINTL with a 16-bit element of an array (stored LSB first). The base address of the array is BASE and the index of the element is in index register X. Update X so that it points to the next 16-bit

; ADDRESS NEXT ELEMENT GET LSB OF ELEMENT GET MSB OF ELEMENT BASE, X POINTL BASE, X POINTH LDA STA INX

The single instruction LDA BASE+1,X loads the accumulator from the same address as the sequence

BASE, X INX

assuming that X did not originally contain FF₁₆. If, however, we are using a base address indirectly, the alternatives are

WITH CARRY IF NECESSARY INCREMENT BASE ADDRESS INDEX PGZRO+1 (PGZRO),Y PG2 RO INC BNE INC LDA INDEX

ö

(PG2RO), Y INX

The second sequence is much shorter, but the first sequence will handle arrays that are more than 256 bytes long.

in descending order. Assume that the elements are 8-bit unsigned numbers. The base address of the array is BASE and the index of the first number is in index · Exchange an element of an array with its successor if the two are not already register X.

GET ELEMENT	11S SUCCESSOR SMALLER?	INO, NO INTERCHANGE NECESSARY	; YES, SAVE ELEMENT	INTERCHANGE				ACCESS NEXT ELEMENT
BASE, X	BASE+1,X	DONE		BASE+1,X	BASE, X		BASE+1,X	•
LDA	CMP	BCS	PHA	FDA	STA	PLA	STA	IX
								DONE

· Load the accumulator from the 12th indirect address in a table. Assume that the table starts at the address BASE.

							ZERO
DEX							LOAD INDIRECT BY INDEXING WITH ZERO
NI							ING
GET DOUBLED OFFSET FOR INDEX							NDEX
SET	ESS	8		ESS	2		II X
OFF	800	32		NGQ1	37 3		# #
CED	99	PAGE		OP.	PAGE		IREC
SouB	SB	E ON PAGE ZERO		GET MSB OF ADDRESS	SAVE ON PAGE ZERO		IND
I I	돐	SAVE		E.	VE		OAD
5	<u>.</u>	Š		2	S		7
4	BASE, X	PG2 RO		BASE, X	2RO+1		(PGZRO), Y
12	BA	P		BA	PG	7	<u>a</u>
LDX	LDA	STA	XXI	LDA	STA	TDX	LDA

Note that you must double the index to handle tables containing addresses, since each 16-bit address occupies two bytes of memory.

If the entire table is on page 0, we can use the preindexed (indexed indirect) addressing mode.

GET DOUBLED OFFSET FOR INDEX	LOAD FROM INDEXED INDIRECT ADDRESS
#24	(BASE, X)
TDX	LDA

You still must remember to double the index. Here we must also initialize the lable of indirect addresses in the RAM on page 0.

We can generalize array processing by storing the base address in two locations on page 0 and using the postindexed (indirect indexed) addressing mode. Now he base address can be a variable. This mode assumes the use of page 0 and index register Y and is available only for a limited set of instructions.

Examples

1. Add an element of an array to the accumulator. The base address of the array is in memory tocations PGZRO and PGZRO+1. The index of the element is in index register Y. Update index register Y so that it refers to the succeeding 8bit element.

; ADD CURRENT ELEMENT ; ADDRESS NEXT ELEMENT (PGZRO), Y ADC Crc

ZCOUNT if it is. Assume that the base address of the array is in memory loca-2. Check to see if an element of an array is 0 and add 1 to memory location tions PGZRO and PGZRO+1. The index of the element is in index register Y. Jpdate index register Y so that it refers to the preceding 8-bit element.

GET CURRENT ELEMENT	IS ITS VALUE ZERO?	; YES, ADD 1 TO COUNT OF ZEROS	ADDRESS PRECEDING ELEMENT
(PGZRO), Y	UPDDT	2 COUNT	
LDA	BNE	INC	DEY
			DDT

Postindexing also lets us handle arrays that occupy more than 256 bytes. As we noted earlier, the simplest approach to long counts is to keep a 16-bit complemented count in two memory locations. If the array is described by a base address on page 0, we can update that base whenever we update the more significant byte of the complemented count. For example, if we want to clear an area of memory

described by a complemented count in memory locations COUNTH and COUNTL and an initial base address in memory locations PGZRO and PGZRO+1, we can use the following program:

	LDA	0	DATA = ZERO
CLEAR	STA	(PGZRO),Y	JINDER * ZERC JCLEAR A BYTE
	BNE	CHKCNT	IMOVE TO NEXT BYTE
	INC	PG2 RO + 1	AND TO NEXT DACE IS NECDED
CHKCNT	INC	COUNTL	COUNT BYTES
	BNE	CLEAR	
	INC	COUNTH	SWITH CARRY TO MER
	BNE	CLEAR	

The idea here is to proceed to the next page by incrementing the more significant byte of the indirect address when we finish a 256-byte section.

One can also simplify array processing by reducing the multiplications required in indexing to additions. In particular, one can handle arrays of two-byte elements by using ASL A to double an index in the accumulator.

Example

Load the accumulator from the indirect address indexed by the contents of memory location INDEX. Assume that the table starts at address BASE.

R 2-BYTE ENTRIES	ECT ADDRESS	ECT ADDRESS O RO
GET INDEX JAND DOUBLE IT FCR 2-BYTE ENTRIES	GET LSB OF INDIRECT ADDRESS SAVE ON PAGE ZERO	GET MSB OF INDIRECT ADDRESS ISAVE ON PAGE ZERO
INDEX A	BASE, X PGZRO	BASE, X PG2RO + 1 #0 (PG2RO), y
LDA ASL TAX	LDA STA 1NX	LDA STA LDY LDA

As before, if the entire table of indirect addresses is on page 0, we can use the preindexed (indexed indirect) addressing mode.

; GET INDEX ; DOUBLE INDEX FOR 2-BYTE ENTRIES	ILOAD FROM INDEXED INDIRECT ADDRESS
INDEX 10	(BASE, X) 1L
LDA ASL TAX	V Q7

indexed) mode. Here we must construct a base address with an explicit addition You can handle indexing into longer arrays by using the postindexed (indirect before indexing, since the 6502's index registers are only 8 bits long.

Example

Load the accumulator from the element of an array defined by a starting address BASE (BASEH more significant byte, BASEL less significant byte) and a 16-bit index in memory locations INDEX and INDEX +1 (MSB in INDEX +1).

2	
ZERO	
PAGE	
ပ္	
BASE	
OF	
LSB	
; MOVE	
#BASEL	00400
LDA	ě

			드	3	ELEMENT	; GET	(PGZRO),Y	LDA
EXPLICITLY	EXPL	LSB OF INDEX	-	ö		HOSE	INDEX	ĽDX
							PGZ RO + 1	STA
							INDEX+1	ADC
								CLC
							POINTL	STA
INDEX	AND	BASE AND	S	က	M SB	; ADD MSB'S OF	#BASEH	LDA

TABLE LOOKUP

Table lookup can be handled by the same procedures as array manipulation. Some examples are

· Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the 8-bit index is in memory location INDEX.

INDEX	THE ELEMENT
GET	; GET
INDEX	BASE, X
rox	LDA

The problem is more complicated if INDEX is a 16-bit number.

• Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant, made up of bytes BASEH and BASEL) and the 16-bit index is in memory locations INDEX and INDEX+1 (MSB in INDEX+1).

The procedure is the same one we just showed for an array. You must add the more significant byte of the index to the more significant byte of the base with an explicit addition. You can then use postindexing to obtain the element.

Load memory locations POINTH and POINTL with a 16-bit element from a
table. Assume that the base address of the table is BASE (a constant) and the
index is in memory location INDEX.

JGET THE INDEX	DOUBLE IT FOR TWO-BYTE ENTRIES		GET LSB OF ELEMENT		GET MSB OF ELEMENT	
INDEX	⋖		BASE, X		BASE, X	POINTH
FDA	ASE	TAX	LDA	INX	LDA	STA

We can also handle the case in which the base address is a variable in two memory locations on page 0 (PGZRO and PGZRO+1).

	707	INDEX	CEL THE INDEA
	ASE	¥	DOUBLE IT FOR TWO-BYTE ENTRIES
	TAY		
	roy.	(PGZRO), Y	GET LSB OF ELEMENT
	STA	POINTL	
	ΙΝΧ		
	LDA	(PG2RO),Y	GET MSB OF ELEMENT
	STA	POINTH	
s can revi	se the p	rogram further	We can revise the program further to handle an array with more than 128 entries.
	LDA	INDEX	GET THE INDEX
	ASL	*	DOUBLE IT FOR TWO-BYTE ENTRIES
	BCC	LDELEM	
	INC	PG2 RO+1	JADD CARRY TO INDIRECT ADDRESS
LDELEM	TAY		
	LDA	(PG2RO),Y	GET LSB OF ELEMENT
	STA	POINTL	
	INX		
	LDA	(PGZRO),Y	GET MSB OF ELEMENT
	STA	POINTH	

					ODRESS						
INDEX	pouble it		INDEX	WITH CARRY	AND ADD RESULT TO INDIRECT ADDRESS		GET LSB OF ELEMENT			GET MSB OF ELEMENT	
ů,	-		9	 E:	RES		Q.			Q.	
158			MSB	1 31	ADD		LSB			MSB	
CEL	1 DOUB		GET	spour.	; AND		; GET			;GET	
INDEX	¥		INDEX+1	⋖	PG2 RO+1	PG2R0+1	(PGZRO), Y	POINTL		(PG2RO), Y	POINTH
Y 07	ASL	TAY	LDA	ROL	ADC	STA	EDA.	STA	INK	ro y	STA

· Transfer control (jump) to a 16-bit address obtained from a table. Assume that the base address of the table is BASE (a constant) and the index is in memory location INDEX.

Here there are two options: Store the address obtained from the table in two memory locations and use an indirect jump, or store the address obtained from the table in the stack and use the RTS (Return from Subroutine) instruction.

OPTION 1: Indirect Jump

TRIES		DRESS		
TWO-BYTE ENTRIES		TINATION AD	SWHERE	
GET INDEX DOUBLE IT FOR		GET LSB OF DESTINATION ADDRESS	ORE LSB SOME	
•				
LDA INDEX ASE A		TOP BASE, X		XX
_ 4	-	_	41	_

ADDRESS	IATION	
GET MSB OF DESTINATION ADDRESS	STORE MSB IN NEXT BYTE INDIRECT JUMP TO DESTINATION	
BASE, X	TEMP+1 (TEMP)	
LDA	STA	

IMP is the only 6502 instruction that has true indirect addressing. Note that TEMP and TEMP+1 can be anywhere in memory; they need not be on page 0.

OPTION 2: Jump Through the Stack

GET INDEX DOUBLE IT FOR TWO-BYTE ENTRIES		GET MSB OF DESTINATION ADDRESS	SAVE MSB IN STACK		GET LSB OF DESTINATION ADDRESS	;SAVE LSB IN STACK	TRANSFER COMTROL TO DESTINATION
INDEX A		BASE, X			BASE, X		
LDA	TAX INX	LDA	PHA	DEX	LDA	PHA	RTS

This alternative is awkward for the following reasons:

- addresses in the table must all be one less than the actual values to which you wish to transfer control. This offset evidently speeds the processor's execution of · RTS adds 1 to the program counter after loading it from the stack. Thus, the he JSR (Jump to Subroutine) instruction, but it also can confuse the programmer.
- ower addresses. To have the destination address end up in its normal order (less · You must remember that the stack is growing down in memory, toward This is essentially a double negative; we store the address in the wrong order but significant byte at lower address), we must push the more significant byte first. it ends up right because the stack is growing down.
- the program counter from the top of the stack. While the common use of RTS is · The use of RTS is confusing. How can one return from a routine that one has never called? In fact, this approach uses RTS to call a subroutine. You should remember that RTS is simply a jump instruction that obtains the new value for to transfer control from a subroutine back to a main program (hence, the mnemonic), there is no reason to limit it to that function. The mnemonic may confuse the programmer, but the microprocessor does exactly what it is supposed to do. Careful documentation can help calm the nerves if you feel uneasy about his procedure.

The common uses of jump tables are to implement CASE statements (for example, multiway branches as used in languages such as FORTRAN, Pascal,

and PL/I) to decode commands from a keyboard, and to respond to function keys on a terminal.

CHARACTER MANIPULATION

ers; for example, the ASCII representation of the letter A is one less than the ASCII representation of the letter B. Handling one character at a time is just like The easiest way to manipulate characters is to treat them as unsigned 8-bit numbers. The letters and digits form ordered subsequences of the ASCII characnandling normal 8-bit unsigned numbers. Some examples are

· Branch to address DEST if the accumulator contains an ASCII

IS DATA E?	; YES, BKANCH
	DEST
CAP	038

· Search a string starting at address STRNG until a non-blank character is

POINT TO START OF STRING SET A BLANK FOR CHECKING	IS NEXT CHARACTER A BLANK?	, NO, DONE	YES, PROCEED TO NEXT CHARACTER				POINT TO BYTE BEFORE START	JGET A BLANK FOR COMPARISON	PROCEED TO NEXT CHARACTER	IS IT A BLANK?	YES, KEEP LOOKING
0 •	STRNG, X	DONE		EXAMC			# \$ P. F.	-		STRNG, X	EXAMC
rDA LDA	CMP	BNE	XXI	JMP	NOP		YOT	LDA	XNI	CMP	BEÇ
	EXAMC				DONE	o.			EXAMC		

· Branch to address DEST if the accumulator contains a letter between C and

			_	•
			AND	
			U	•
11S DATA BELOW C?	; YES, DONE	11S DATA BELOW G?	YES, MUST BE BETWEEN	
	DONE	<u>ي</u> *	DEST	
E E	BCC	CHP	BCC	NOP
				DONE

Chapter 8 contains further examples of string manipulation,

CODE CONVERSION

operations (if the relationship is simple) or lookup tables (if the relationship is You can convert data from one code to another using arithmetic or logical complex).

Examples

1. Convert an ASCII digit to its binary-coded decimal (BCD) equivalent.

SEC ; CLEAR THE INVERTED BORROW SBC #'0 ; CONVERT ASCII TO BCD

Since the ASCII digits form an ordered subsequence, all you must do is subtract the offset (ASCII 0).

You can also clear bit positions 4 and 5 with the single instruction

AND #\$11001111 :CONVERT ASCII TO BCD

Either the arithmetic sequence or the logical instruction will, for example, convert ASCII $0~(30_{\rm b})$ to decimal $0~(00_{\rm b})$.

2. Convert a binary-coded decimal (BCD) digit to its ASCII equivalent.

CLC ;CLEAR THE CARRY
ADC #'0 ;CONVERT BCD TO ASCII

The inverse conversion is equally simple. You can also set bit positions 4 and 5 with the single instruction

ORA #\$00110000 ; CONVERT BCD TO ASCII

Either the arithmetic sequence or the logical instruction will, for example, convert decimal 6 (06₁₆) to ASCII 6 (36₁₆).

3. Convert one 8-bit code to another using a lookup table. Assume that the lookup table starts at address NEWCD and is indexed by the value in the original code (for example, the 27th entry is the value in the new code corresponding to 27 in the original code). Assume that the data is in memory location CODE.

LDX CODE GET THE OLD CODE
LDA NEWCD,X CONVERT IT TO THE NEW CODE

Chapter 4 contains further examples of code conversion.

MULTIPLE-PRECISION ARITHMETIC

Multiple-precision arithmetic requires a series of 8-bit operations. One must

- · Clear the Carry before starting addition or set the Carry before starting subtraction, since there is never a carry into or borrow from the least significant
- Use the Add with Carry (ADC) or Subtract with Borrow (SBC) instruction to perform an 8-bit operation and include the carry or borrow from the previous operation.

A typical 64-bit addition program is

ER OF BYTES = 8	R CARRY TO START	A BYTE OF ONE OPERAND	A BYTE OF THE OTHER OPERAND	STORE THE 8-BIT SUM		COUNT BYTE OPERATIONS
NUMBE	CLEAF	GET A	A ddA :	STORE		;coun
69		NUM1-1,X	NUM2-1, X	NUM1-1, X		ADDB
LOX	CLC	LDA	ADC	STA	DEX	BNE
		ADDB:				

Chapter 6 contains further examples.

MULTIPLICATION AND DIVISION

Multiplication can be implemented in a variety of ways. One technique is to convert simple multiplications to additions or left shifts.

Examples

1. Multiply the contents of the accumulator by 2.

2. Multiply the contents of the accumulator by 5.

STA TEMP JA TIMES 2
ASL A JA TIMES 2
ASL A JA TIMES 4
ADC TEMP JA TIMES 5

This approach assumes that shifting the accumulator left never produces a carry. This approach is often handy in determining the locations of elements of two-dimensional arrays. For example, let us assume that we have a set of temperature readings taken at four different positions in each of three different tanks. We organize the readings as a two-dimensional array T(I,J), where I is the tank number (1, 2, or 3) and J is the number of the position in the tank (1, 2, 3, or 4). We store the readings in the linear memory of the computer one after another as follows, starting with tank 1:

											3, location 4
tank	tank	tank	tank	tank	tank	tank	tank	tank	tank	tank	tank
				gat							3 at
Readin	Readin	Readin	Readin	Readin	Reading	Readin	Reading	Readin	Reading	Reading	Reading
T(1,1)	T(1,2)	T(1,3)	T(1,4)	T(2,1)	T(2,2)	T(2,3)	T(2,4)	T(3,1)	T (3, 2)	T(3,3)	T(3,4)
DADE	BASE+1	BASE+2	BASE+3	BASE+4	BASE+5	BASE+6	BASE+7	BASE+8	BASE+9	BASE+10	BASE+11

(J-1). If I is in memory location IND1 and J is in memory location IND2, we can So, generally the reading T(1,3) is located at address BASE+4 x (1-1) + load the accumulator with T(I,J) as follows:

	GET
BASE, X GET T(I.3)	(1,3)
,4 X (I	I - 1)
;2 x (1	1 - 1)

We can extend this approach to handle arrays with more dimensions.

Obviously, the program is much simpler if we store I-1 in memory location IND1 and J-1 in memory location IND2. We can then load the accumulator with T(1,1) using

;GET I - 1; ;2 x (I - 1)	X (I - 1)	(1 + 1) + (3 - 1)	GET T(1.J)
INDI 1G	A ,4	1NU2 ; 4	BASE, X , G
LDA ASL	ASL	ADC	LDA

· Simple divisions can also be implemented as right logical shifts.

Divide the contents of the accumulator by 4. ; DIVIDE BY 2 ; AND BY 2 AGAIN

If you are multiplying or dividing signed numbers, you must be careful to separate the signs from the magnitudes. You must replace logical shifts with arithmetic shifts that preserve the value of the sign bit.

· Algorithms involving shifts and additions (multiplication) or shifts and · Lookup tables can be used as discussed previously in this chapter. subtractions (division) can be used as described in Chapter 6.

Chapter 6 contains additional examples of arithmetic programs.

LIST PROCESSING⁵

Lists can be processed like arrays if the elements are stored in consecutive addresses. If the elements are queued or chained, however, the limitations of the instruction set are evident in that

- · No 16-bit registers or instructions are available.
- · Indirect addressing is allowed only through pointers on page 0.
- · No true indirect addressing is available except for JMP instructions.

Examples

1. Retrieve an address stored starting at the address in memory locations PGZRO and PGZRO+1. Place the retrieved address in memory locations POINTL and POINTH.

ZERO	GET LSB OF ADDRESS			OF ADDRESS	
# *	LSB			MSB	
: INDE	; GET			; GET	
-	(PGZRO),Y	POINTL		(PG2RO), Y	HUNION
, 107	LDA	STA	INX	LDA	STA

This procedure allows you to move from one element to another in a linked list.

2. Retrieve data from the address currently in memory locations PGZRO and PGZRO+1 and increment that address by 1.

	ĽDY	9	:INDEX = ZERO	
	LDA	(PGZRO), Y	GET DATA USING	POINTE
	INC	PGZRO	UPDATE POINTER	BY 1
	BNE	DONE		·
	INC	PG2RO+1		
DONE	NOP			

This procedure allows you to use the address in memory as a pointer to the next available location in a buffer. Of course, you can also leave the pointer fixed and increment a buffer index. If that index is in memory location BUFIND, we have

GET BUPPER INDEX	DATA FROM BUFFER	TE BUFFER INDEX BY
; GET	; GET	*OPD
BUFIND	(PGZRO), Y	BUFIND
ĽDY	LDA.	INC

3. Store an address starting at the address currently in memory locations PGZRO and PGZRO+1. Increment the address in memory locations PGZRO and PGZRO+1 by 2,

INDEX = ZERO	SAVE LSB OF ADDRESS		SAVE MSB OF ADDRESS			INCREMENT POINTER BY 2				IWITH CARRY IF NECESSARY	T I	
<u> </u>	ADDRL	(PG2RQ), Y	ADDRH		(PGZRO), Y		PG2 RO	2	PGZRO	DONE	PG2RO+1	
ζOλ	LDA	STA	LDA	INX	STA	CLC	LDA	ADC	STA	BCC	INC	NOP
												DONE

control to its successor. The list could also contain the starting addresses of a series of test procedures or tasks or the addresses of memory locations or I/O devices assigned by the operator to particular functions. Of course, some lists example, to write threaded code in which each routine concludes by transferring This procedure lets you build a list of addresses. Such a list could be used, for may have to be placed on page 0 in order to use the 6502's preindexed or postindexed addressing modes.

GENERAL DATA STRUCTURES®

More general data structures can be processed using the procedures that we have described for array manipulation, table lookup, and list processing. The key limitations in the instruction set are the same ones that we mentioned in the discussion of list processing.

Examples 2

1. Queues or linked lists. Assume that we have a queue header consisting of the address of the first element in memory locations HEAD and HEAD+1 (on page 0). If there are no elements in the queue, HEAD and HEAD+1 both contain 0. The first two locations in each element contain the address of the next element or 0 if there is no next element. · Add the element in memory locations PGZRO and PGZRO+1 to the head of the queue.

LDX	PGZRO	REPLACE HEAD, SAVING OLD VALUE	HEAD,	SAVIN	C OLD	VALUE
LDA	HEAD					
STX	HEAD					
PHA						
LDA	PG2R0+1					
LDX	HEAD+1					
STA	HEAD+1					
LDY	<u>ي</u>	INDEX = ZERO	2 ERO			
PLA		, NEW HEAL	17 5,0	SI	OLD H	HEAD
STA	(HEAD), Y					
TXA						
INX						
STA	(HEAD), Y					

· Remove an element from the head of the queue and set the Zero flag if no

ı					
·	ELEMENT	BYTE			BYTE
•	GET ADDRESS OF PIRST ELEMENT	SIGNIFICANT			JGET MORE SIGNIFICANT BYTE
	ADDRE	LESS			MORE
	; GET	1 GET			JGET
is available.	0#	(HEAD), Y	PGZRO		(HEAD), Y
is available.	LDY.	LDA		INX	LDA

^	
HEAD	-
7 E	, x
	ING.
)E?	BY MAKING
300	2
Z H	<u>щ</u>
ELEMENTS IN QUEUE? DONE (LINK = 0000) MAKE NEXT ELEMENT	Į.
E S	9
EME AKE AKE	2.53
∄ <u>Ø</u> ₹	α
ANY NO, YES,	CLEAR ZERO FLAG
4ZX	č
>-	>
1 6 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	~ ×
A P P P P P P P P P P P P P P P P P P P	(PG2 RQ), Y (HEAD), X
PGZRO+1 PGZRO DONE (PGZRO),Y (HEAD),Y	E GE
STA ORA BEQ LDA STA	8 5 2 4
S. L. L. C. C. S. J. C.	ZSZZ
	DONE
	ă

Note that we can use the sequence

ADDR ADDR+1 LDA ORA

to test the 16-bit number in memory locations ADDR and ADDR+1. The Zero flag is set only if both bytes are 0.

2. Stacks. Assume that we have a stack structure consisting of 8-bit elements. The address of the next empty location is in addresses SPTR and SPTR+1 on page 0. The lowest address that the stack can occupy is LOW and the highest address is HIGH.

· If the stack overflows, clear the Carry flag and exit. Otherwise, store the accumulator in the stack and increase the stack pointer by 1. Overflow means that the stack has exceeded its area.

LDA #HIGHL :STACK POINTER GREATER THAN HIGH? CMP SPTR LDA #HIGHM SRC SPTR+1			
LDA CMP LDA	BCC LDY STA	INC BNE INC	NOP
			XIT

· If the stack underflows, set the Carry flag and exit. Otherwise, decrease the stack pointer by 1 and load the accumulator from the stack. Underflow means that there is nothing left in the stack.

PARAMETER PASSING TECHNIQUES

The most common ways to pass parameters on the 6502 microprocessor are

- approach is adequate in simple cases but it lacks generality and can handle only a 1. In registers. Three 8-bit registers are available (A, X, and Y). This limited number of parameters. The programmer must remember the normal uses of the registers in assigning parameters. In other words,
- · The accumulator is the obvious place to put a single 8-bit parameter.
- · Index register X is the obvious place to put an index, since it is the most accessible and has the most instructions that use it for addressing. Index register X is also used in preindexing (indexed indirect addressing).
- · Index register Y is used in postindexing (indirect indexed addressing).

This approach is reentrant as long as the interrupt service routines save and estore all the registers.

- 2. In an assigned area of memory. The easiest way to implement this tions on page 0. The calling routine must store the parameters in memory and trol to the subroutine. This approach is general and can handle any number of parameters, but it requires a large amount of management. If you assign different areas of memory for each call or each routine, you are essentially creating your own stack. If you use a common area of memory, you lose reentrancy. In this nethod, the programmer is responsible for assigning areas of memory, avoiding interference between routines, and saving and restoring the pointers required to resume routines after subroutine calls or interrupts. The extra memory locations approach is to place the starting address of the assigned area in two memory locaload the starting address into the two locations on page 0 before transferring conon page 0 must be treated like registers.
- 3. In program memory immediately following the subroutine call. If you use his approach, you must remember the following:
- the address the 6502's JSR instruction saves in the stack. You can move the start-· The starting address of the memory area minus 1 is at the top of the stack. That is, the starting address is the normal return address, which is I larger than ing address to memory locations RETADR and RETADR+1 on page 0 with the following sequence:

RETADR+1

RETADR

μĽΑ S

RETADR+1 RETADR

DONE

(RETADR), Y PGZRO RETADR), Y RETADR+1 RETADR JGET MSB OF RETURN ADDRESS GET LSB OF RETURN ADDRESS ADD 1 TO RETURN ADDRESS

Now we can access the parameters through the indirect address. That is, you can load the accumulator with the first parameter by using the sequence

#0 ;INDEX = ZERO (RETADR),Y ;LOAD FIRST PARAMETER LDY LDA

An obvious alternative is to leave the return address unchanged and start the index at 1. That is, we would have

GET MSB OF RETURN ADDRESS GET LSB OF RETURN ADDRESS KETADR+1 RETADR PLA STA PLA STA Now we could load the accumulator with the first parameter by using the sednence

; INDEX = 1 ; LOAD FIRST PARAMETER #1 (RETADR),Y LDY

· All parameters must be fixed for a given call, since the program memory is typically ROM.

· The subroutine must calculate the actual return address (the address of the ast byte in the parameter area) and place it on top of the stack before executing a Return from Subroutine (RTS) instruction.

Example

Assume that subroutine SUBR requires an 8-bit parameter and a 16-bit parameter. Show a main program that calls SUBR and contains the required parameters. Also show the initial part of the subroutine that retrieves the parameters, storing the 8-bit item in the accumulator and the 16-bit item in memory locations PGZRO and PGZRO+1, and places the correct return address at the top of the stack.

Subroutine call

;EXECUTE SUBROUTINE ;8-BIT PARAMETER ;16-BIT PARAMETER ... next instruction ... WORD BYTE JSR

Subroutine

ACCESS LSB OF 16-BIT PARAMETER GET LSB OF PARAMETER ADDRESS GET MSB OF PARAMETER ADDRESS (RETADR), Y , GET MSB OF 16-BIT PARAMETER ACCESS FIRST PARAMETER PLA STA PLA LDY LDY LDY INY INY INY LDA STA LDA SUBR

ö

6502 ASSEMBLY LANGUAGE SUBROUTINES

	883						OF STACK			
	YOU'S						o a			
	Z						Į.			
	ETC						ő			
	CALCULATE ACTUAL RETURN ADDRESS						RETURN ADDRESS ON TOP			
	ULATE A						RETURN			
	CALC						; PUT			
PG2R0+1	RETADR		£.		STRMSB	RETADR+1	RETADR+1			
STA	LDA	CLC	ADA	TAY	BCC	INC	LDA	PHA	1 YA	PHA
							STRMSB			

parameter. Remember that JSR actually saves the return address minus 1; that is why we must start the index at 1 rather than at 0. Finally, adding 3 to the return The initial sequence pops the return address from the top of the stack (JSR saved the return address does not contain an instruction; instead, it contains the first address and saving the sum in the stack lets a final RTS instruction transfer conit there) and stores it in memory locations RETADR and RETADR+1. In fact, irol back to the instruction following the parameters.

parameters from memory and adjusting the return address is awkward at best; it This approach allows parameters lists of any length. However, obtaining the becomes a longer and slower process as the number of parameters increases.

- 4. In the stack. If you use this approach, you must remember the following:
- · JSR stores the return address at the top of the stack. The parameters that the tions and the stack pointer itself always refers to the next empty address, not the calling routine placed in the stack begin at address 01ss + 3, where ss is the conents of the stack pointer. The 16-bit return address occupies the top two locaast occupied one. Before the subroutine can obtain its parameters, it must remove the return address from the stack and save it somewhere.
- · The only way for the subroutine to determine the value of the stack pointer is by using the instruction TSX. After TSX has been executed, you can access the top of the stack by indexing with register X from the base address 010116. The extra offset of 1 is necessary because the top of the stack is empty.
- · The calling program must place the parameters in the stack before calling the
- · Dynamically allocating space on the stack is difficult at best. If you wish to reduce the stack pointer by NRESLT, two general approaches are


RETURN DIFFERENCE TO STACK POINTER

SUBTRACT NRESLT FROM POINTER MOVE STACK POINTER TO A VIA

NRESLT


TSX TXA SEC SEC TAX TXX

	5			
·	PUSHB	LDX PHA DEX	#NRESLT	COUNT = NRESLT HOVE STACK POINTER DOWN 1
*		BNE	PUSHB	
	Either appr in Figure	oach lear 1-5. Of	ves NRESLT e	k as s PH/
	appropriate approaches	can be i	r or times w used to provid	appropriate number of times will be much taster and shorter. The same approaches can be used to provide stack locations for temporary storage.
-	Example			
	Assume parameter.	that su and tha	ibroutine SUE it it produces	Assume that subroutine SUBR requires an 8-bit parameter and a 16-bit parameter, and that it produces two 8-bit results. Show a call of SUBR, the
	removal of	the retu	irn address fro	removal of the return address from the stack, and the cleaning of the stack after the return. Figure 1.6 change the appearance of the clark initially often the
	subroutine	call, and	d at the end. I	subroutine call, and at the end. If you always use the stack for parameters and
-	results, you order. The	u will gen n vou wil	nerally keep the	results, you will generally keep the parameters at the top of the stack in the proper order. Then you will not have to save the parameters or assign space in the stack
· · · · · · · · · · · · · · · · · · ·	for the resu	ults (the) have to a	will replace so	for the results (they will replace some or all of the original parameters). You will, however, have to assign space on the stack for temporary storage to maintain
	generality and reentrancy.	and reen	itrancy.	
	Calling program	gram		
		TSX		LEAVE ROOM ON STACK FOR RESULTS
		£ 5		A GENERAL WAY TO ADJUST SP
		ADC	1,2	
		TAX		
		7 Y	*PAR16H	MOVE 16-RIT PARAMETER TO STACK
		PHA		TOTAL
		F.D.A	1PAR16L	
-		FUA LDA	*PARS	MOVE 8-BIT PARAMETER TO STACK
		PHA	i !	
		358	SUBR	SERECUTE SUBROUTINE
-		TX TX		CLEAN FARAMETERS TRON SINCA
		CEC		
		ADC	#3	
		TAX		RESULT IS NOW AT TOP OF STACK
	Subroutine			
	SUBR	PLA		REMOVE RETURN ADDRESS FROM STACK
		STA	RETADR	
		S1A	RETADR+1	



The initial contents of the stack pointer are ss. No values are placed in the locations.

Figure 1-5: The Stack Before and After Assigning NRESLT Empty Locations for Results



The initial contents of the stack pointer are ss.

Figure 1-6: The Effect of a Subroutine on the Stack

CHAPTER 1: GENERAL PROGRAMMING METHODS 49

SIMPLE INPUT/OUTPUT

instructions that reference memory. The most common instructions are the Simple input/output can be performed using any memory addresses and any following:

- · LDA (toad accumulator) transfers eight bits of data from an input port to the accumulator.
- · STA (store accumulator) transfers eight bits of data from the accumulator to an output port.

Other instructions can combine the input operation with arithmetic or logical operations. Typical examples are the following:

- · AND logically ANDs the contents of the accumulator with the data from an input port.
- · BIT logically ANDs the contents of the accumulator with the data from an input port but does not store the result anywhere. It does, however, load the Negative flag with bit 7 of the input port and the Overflow flag with bit 6, regardless of the contents of the accumulator.
- · CMP subtracts the data at an input port from the contents of the accumulalor, selling the flags but leaving the accumulator unchanged.

Instructions that operate on data in memory can also be used for input or output. Since these instructions both read and write memory, their effect on input and output ports may be difficult to determine. Remember, input ports cannot generally be written, nor can output ports generally be read. The commonly used nstructions are the following:

- · ASL shifts its data to the left, thus moving bit 7 to the Carry for possible serial input.
- · DEC decrements its data. Among other effects, this inverts bit 0.
- · INC increments its data. Among other effects, this inverts bit 0.
- · LSR shifts its data to the right, thus moving bit 0 to the Carry for possible serial input.
- · ROR rotates its data to the right, thus moving the old Carry to bit 7 and moving bit 0 to the Carry.
- · ROL rotates its data to the left, thus moving the old Carry to bit 0 and movng bit 7 to the Carry.

The effects of these instructions on an input port are typically similar to their essets on a ROM location. The microprocessor can read the data, operate on it, and set the flags, but it cannot store the result back into memory. The effects on

an output port are even stranger, unless the port is latched and buffered. If it is not, the data that the processor reads is system-dependent and typically has no connection with what was last stored there.

Examples .

1. Perform an 8-bit input operation from the input port assigned to memory address B000₁₆.

INPUT DATA \$B000 LDA 2. Perform an 8-bit output operation to the output port assigned to memory address 3A5E₁₆.

COUTPUT DATA \$ 3A 5E STA

3. Set the Zero flag if bit 5 of the input port assigned to memory address 75D0, is 0.

GET MASK ;SET FLAG IF BIT 5 IS ZERO #\$00100000 \$7500 LDA

We can also use the sequence

GET MASK; SET FLAG IF BIT 5 IS ZERO # \$00100000 \$7500 LDA BIT If the bit position of interest is number 6, we can use the single instruction

\$75DU BIT

to set the Overflow flag to its value.

4. Set the Zero flag if the data at the input port assigned to memory address 1700, is 1B₁₆.

LDA CMP

5. Load the Carry flag with the data from bit 7 of the input port assigned to memory address 33A5₁₆.

\$33A5 ASL

unless that location is latched and buffered. If, for example, there are eight simple switches attached directly to the port, the instruction will surely have no effect on Note that this instruction does not change the data in memory location 33A516 whether the switches are open or closed. 6. Place a logic 1 in bit 0 of the output port assigned to memory address B07016.

\$800000000 \$8070 ORA LDA

If none of the other bits in address B07016 are connected, we can use the sequence

\$8070

SEC

GET DEVICE NUMBER FOUNDE 1 TO HANDLE DEVICE ADDRESSES (DEVTAB, X) GET DATA FROM DEVICE DEVNO

5 CHAPTER 1: GENERAL PROGRAMMING METHODS If we know that bit 0 of address B07016 is currently a logic 0, we can use the single instruction

\$B070 INC

not be read. The first two will surely make bit 0 a logic 1, but their effects on the other bits are uncertain. The outcome of the third alternative would be a total mystery, since we would have no idea what is being incremented. We can avoid the uncertainty by saving a copy of the data in RAM location TEMP. Now we can All of these alternatives will have strange effects if memory address B070_{ts} canoperate on the copy using

GET COPY OF OUTPUT DATA ;SET BIT 0 ;OUTPUT NEW DATA ;AND SAVE A COPY OF IT TEMP #\$00000001 \$BU70 TEMP LDA ORA STA STA

PHYSICAL DEVICES LOGICAL AND

normal stand-alone operation, the operator may assign device number 2 to be an analog input unit and device number 5 the system printer. If the system is to be operated by remote control, the operator may assign devices numbers 2 and 5 to device table assigns the actual I/O addresses (physical devices) to the device numsers (logical devices) to which a program refers. Using this method, a program ber 5 for output. For testing purposes, the operator may assign devices numbers 2 and 5 to be the input and output ports, respectively, of his or her terminal. For One way to select I/O devices by number is to use an I/O device table. An I/O written in a high-level language may refer to device number 2 for input and numbe communications units used for input and output.

One way to provide this distinction between logical and physical devices is to use the 6502's indexed indirect addressing or preindexing. This mode assumes hat the device table is located on page 0 and is accessed via an index in register X. If we have a device number in memory location DEVNO, the following programs can be used:

· Load the accumulator from the device number given by the contents of memory location DEVNO.

· Store the accumulator in the device number given by the contents of memory location DEVNO,

SAVE THE DATA GET DEVICE NUMBER DOUBLE IT TO HANDLE DEVICE ADDRESSES	
DEVICE	
MBER Handle	DEVICE
TO TO	J.
THE DEVICE	DATA
;SAVE THE DATA;GET DEVICE NUMBER;BOUBLE IT TO HAND!	SEND
DEVNO A	(DEVTAB, X) ; SEND DATA TO DEVICE
PHA LDA ASL TAX	PLA STA

ate addressing method, but does not produce any error messages if the programmer uses that method improperly by accessing odd addresses or by indexing off the end of page 0 (the processor does provide automatic wraparound). In real applications (see Chapter 10), the device table will probably contain the starting In both cases, we assume that the I/O device table starts at address DEVTAB (on page 0) and consists of 2-byte addresses. Note that the 6502 provides an appropriaddresses of I/O subroutines (drivers) rather than actual device addresses.

STATUS AND CONTROL

You can handle status and control signals like any other data. The only special problem is that the processor may not be able to read output ports; in that case, you must retain copies (in RAM) of the data sent to those ports.

Examples

1. Branch to address DEST if bit 3 of the input port assigned to memory address A100₁₆ is 1.

T DA	7
INPUT	
GET INPUT	MASK
\$A100	# \$00001000 088T
LDA	AND

Æ m

2. Branch to address DEST if bits 4, 5, and 6 of the input port assigned to address STAT are 5 (101 binary).

	AND		
GET STATUS	, MASK OFF BITS 4, 5,	IS STATUS FIELD 5?	; YES, BRANCH
STAT	* \$01110000	# \$01010000	DEST
LDA	AND	CMF	BEO

3. Set bit 5 of address CNTL to 1.

PORT		
FROM	6	PORT
DATA	1	2
RENT	SET BIT 5	DATA
r CUR	r BIT	STORE
1GE	; SE	1 RE
CNTL	# #00100000	CNTL
LDA	ORA	STA

If address CNTL cannot be read properly, we can use a copy in memory address

PORT			
DATA FROM	6	CKI	Y.Y.
DATA		2	ř č
GET CURRENT DATA FROM	c 1.19	TORE DATA	ATE COPY
GET	SET	RES	dan:
TEMP	# \$00100n00	CNTC	TEMP
V G7	ORA	STA	STA

You must update the copy every time you change the data.

4. Set bits 2, 3, and 4 of address CNTL to 6 (110 binary).

LDA	CNTL	GET CURRENT DATA FROM PO
AND	#*11100011	CLEAR BITS 2, 3, AND 4
ORA	1 100011000	SET CONTROL FIELD TO 6
A.F.S.	CNTL	RESTORE DATA TO PORT

5

As in example 3, if address CNTL cannot be read properly, we can use a copy in memory address TEMP.

LDA	TEMP	GET CURRENT DATA FROM POR
AND	# % 11100011	CLEAR BITS 2, 3, AND 4
ORA	4800011000	SET CONTROL FIELD TO 6
STA	CNTL	UPDATE PORT
STA	TEMP	UPDATE COPY OF DATA

parts that may have unrelated meanings. For example, you could change the state similarly change one control line (for example, a line that determined whether buffered output port) allows you to change part of the data without affecting other of one indicator light (for example, a light that indicated local or remote operation) without affecting other indicator lights attached to the same port. You could Retaining copies of the data in memory (or using the values stored in a latched, motion was in the positive or negative X-direction) without affecting other conirol lines attached to the same port.

PERIPHERAL CHIPS

advantages of programmable chips are that a single board containing such devices ing selection codes rather than by redesigning circuit boards. The disadvantages 6522 parallel interfaces (known as the Peripheral Interface Adapter or PIA and the Versatile Interface Adapter or VIA, respectively), the 6551 and 6850 serial interfaces (known as Asynchronous Communications Interface Adapters or ACIAs), and the 6530 and 6532 multifunction devices (known as ROM-I/Otimers or RAM-I/O-timers or ROM-RAM-I/O-timers, abbreviated RIOT or RRIOT and sometimes called combo chips). All of these devices can perform a variety of functions, much like the microprocessor itself. Of course, peripheral chips perform fewer different functions than processors and the range of functions is limited. The idea behind programmable peripheral chips is that each contains many useful circuits; the designer selects the ones he or she wants to use by storing one or more selection codes in control registers, much as one selects a particular circuit from a Designer's Casebook by turning to a particular page. The can handle many applications and changes, or, corrections can be made by chang-The major peripheral chips in 6502-based microcomputers are the 6520 and

of programmable chips are the lack of standards and the difficulty of determining how specific chips operate.

6850, 6530, and 6532 devices. These devices are also discussed in detail in the view of the 6522 device here, since it is the most widely used. 6522 devices are used, for example, in the Rockwell AIM-65, Synertek SYM-1, Apple, and other popular microcomputers as well as in add-on I/O boards and other functions Osborne 4 and 8-Bit Microprocessor Handbook? We will provide only a brief over-Chapter 10 contains typical initialization routines for the 6520, 6522, 6551, available from many manufacturers.

Versatile Interface Adapter) 6522 Parallel Interface

A VIA contains two 8-bit parallel I/O ports (A and B), four status and control lines (CA1, CA2, CB1, and CB2 - two for each of the two ports), two 16-bit counter/timers (timer 1 and timer 2), an 8-bit shift register, and interrupt logic. Each VIA occupies 16 memory addresses. The RS (register select) lines choose the various internal registers as described in Table 1-12. The way that a VIA operates is determined by the values that the program stores in four registers.

- · Data Direction Register A (DDRA) determines whether the pins on port A are inputs (0s) or outputs (1s). A data direction register determines only the indicates which way traffic can move on a highway lane or railroad track. The data direction register does not affect what data flows or how often it changes; it only iffects the direction. Each pin in the I/O port has a corresponding bit in the data direction register, and thus, each pin can be selected individually as either an input or an output. Of course, the most common choices are to make an entire 8bit 1/O port input or outport by storing 0s or 1s in all eight bits of the data direcdirection in which traffic flows; you may compare it to a directional arrow that ion register.
- · Data Direction Register B (DDRB) similarly determines whether the pins in port B are inputs or outputs.
- · The Peripheral Control Register (PCR) determines how the handshaking control lines (CA1, CB1, CA2, and CB2) operate. Figure 1-7 contains the bit assignments for this register. We will discuss briefly the purposes of these bits and their uses in common applications.
- · The Auxiliary Control Register (ACR) determines whether the input data ports are latched and how the timers and shift register operate. Figure 1-8 conains the bit assignments for this register. We will also discuss briefly the purposes of these bits and their uses in common applications.

Table 1-12: Addressing the Internal Registers of the 6522 VIA

		6	Select Lines	Line	S.	
	Label	RS3	ะรช	KSI	BSO	Addressed Location
	DEV	0	0	0	0	Output register for I/O Port B
	DEV + 1	0	0	0	_	Output register for I/O Port A, with handshaking
	DEV+2	0	0	_	0	I/O Port B Data Direction register
	DEV+3	0	•	_	-	I/O Port A Data Direction register
	DEV+4	0	_	•	0	Read Timer I Counter low-order byte Write to Timer I Latch low-order byte
	DEV+5	0	_	0	-	Read Timer I Counter high-order byte Write to Timer I Latch high-order byte and initiate count
	DEV+6	0		_	0	Access Timer 1 Latch low-order byte
•	DEV+7	0	_	_	-	Access Timer 1 Latch high-order byte
	DEV+8		0	0	•	Read low-order byte of Timer 2 and reset Counter interrupt Write to low-order byte of Timer 2 but do not reset interrupt
	DEV+9	_	0	0	_	Access high-order byte of Timer 2, reset Counter interrupt on write
•	DEV+A	_	0		0	Serial I/O Shift register
	DEV+B	_	0	_	_	Auxiliary Control register
	DEV+C	-	_	0	0	Peripheral Control register
	DEV+D	_	_	0	_	Interrupt Flag register
	DEV+E		_		0	Interrupt Enable register
	Dev+F		-	-	-	Output register for 1/0 Port A, without handshaking
•						

Interrupt Plag Incrup Flag ODECA2 input mode | Request interrupt on | Interrupt Plag
OTECA2 independent input mode | Tow-to-high CA2 transition | register hit 0 tow-to-high CB2 transition | register bit 3 On interrupt request set request set Request interrupt on high-to-tow CA2 transition high-to-low CB2 transition | Con interrupt request set | Con interrupt Flag register bit transition of Cal. On interrupt request set Interrupt Flag register bit Request interrupt on 101 CA2 output low pulse on CPU read or write 100 CA2 output low on CPU read or write 10! CB2 output low pulse on CPU write 110 Output CB2 low I Request interrupt on low-to-high transition of CB1 Request interrupt on high-to-low transition of CA1 O Request interrupt on high-to-low transition of CB1 001 CA2 independent input mode 001 CB2 independent input mode 011 CB2 independent input mode 100 CB2 output low on CPU write - Perspheral Control register 111 Output CA2 high 300 CA2 input mode ON CA2 opput mode 000 CB2 saput mode 110 Output CA2 low 010 CB2 input mode - Bet Number

Figure 1-7: Bit Assignments for the 6522 VIA's Peripheral Control Register

111 Output CB2 high




Figure 1-8: Bit Assignments for the 6522 VIA's Auxiliary Control Register

Reset clears all the VIA registers, thus making all the data and control lines inputs, disabling all latches, interrupts, and other functions, and clearing all In order to initialize a VIA properly, we must know what its start-up state is. status bits.

The data direction registers are easy to initialize. Typical routines are

· Make port A input.

#0 DDRA LDA STA

· Make port B output.

11111111111 DURB LDA STA

· Make bils 0 through 3 of port A input, bits 4 through 7 output.

1511110000 LDA STA · Make bit 0 of port B input, bits 1 through 7 output.

#\$11111110 DDRB LDA STA

it 0 could, for example, be a serial input line.

The Peripheral Control Register is more difficult to initialize. We will briefly discuss the purposes of the control lines before showing some examples.

Control lines CA1, CA2, CB1, and CB2 are basically intended for use as nandshaking signals. In a handshake, the sender indicates the availability of data y means of a transition on a serial line; the transition tells the receiver that new data is available to it on the parallel lines. Common names for this serial line are VALID DATA, DATA READY, and DATA AVAILABLE. In response to this signal, the receiver must accept the data and indicate its acceptance by means of a transition on another serial line. This transition tells the sender that the latest varallel data has been accepted and that another transmission sequence can begin. Common names for the other serial line are DATA ACCEPTED, PERIPHERAL READY, BUFFER EMPTY, and DATA ACKNOWLEDGE.

Typical examples of complete sequences are

duces a parallel code corresponding to the key and a transition on the DATA READY or VALID DATA line. The computer must determine that the transiion has occurred, read the data, and produce a transition on the DATA · Input from a keyboard. When the operator presses a key, the keyboard pro-ACCEPTED line to indicate that the data has been read. · Output to a printer. The printer indicates to the computer that it is ready by since the peripheral obviously cannot be ready as long as it has not accepted the means of a transition on a BUFFER EMPTY or PERIPHERAL READY line. Note that PERIPHERAL READY is simply the inverse of DATA ACCEPTED,

and produce a transition on the DATA READY line to indicate that new data is available. Of course, input and output are in some sense mirror images. In the input case, the peripheral is the sender and the computer is the receiver; in the latest data. The computer must determine that the printer is ready, send the data,

output case, the computer is the sender and the peripheral is the receiver. Thus, a chip intended for handshaking functions must provide the following functions:

- · It must recognize the appropriate transitions on the DATA READY or PE-RIPHERAL READY lines.
- · It must provide an indication that the transition has occurred in a form that is easy for the computer to handle.
- · It must allow for the production of the response that is, for the computer to indicate DATA ACCEPTED to an input peripheral or DATA READY to an output peripheral.

There are some obvious variations that the handshaking chip should allow for, including the following:

- · The active transition may be either a high-to-low edge (a trailing edge) or a low-to-high edge (a leading edge). If the chip does not allow either one, we will need extra inverter gates in some situations, since both polarities are common.
- · The response may require either a high-to-low edge or a low-to-high edge. In fact, it may require either a brief pulse or a long signal that lasts until the peripheral begins its next operation.

Experience has shown that the handshaking chip can provide still more convenience, at virtually no cost, in the following ways:

- READY lines, so that they are held until the computer is ready for them. The · It can latch the transitions on the DATA READY or PERIPHERAL computer need not monitor the status lines continuously to avoid missing a tran-
- · It can clear the status latches automatically when an input port is read or an output port is written, thus preparing them for the next operation.
- output port is written, thus eliminating the need for additional instructions. This option is known as an automatic mode. The problem with any automatic mode, no matter how flexible the designers make it, is that it will never satisfy all applica-· It can produce the response automatically when an input port is read or an tions. Thus, most chips also provide a mode in which the program retains control over the response; this mode is called a manual mode.
- · In cases where the peripherals are simple switches or lights and do not need

stalus lines. The designer can then use these lines (which would otherwise be clock inputs. In such cases, the designer wants the status and control signals to be entirely independent of the operations on the parallel port. We should not have any automatic clearing of latches or sending of responses. This is known as an iny status or control signals, the chip should allow independent operation of the wasted) for such purposes as threshold detection, zero-crossing detection, or independent mode.

The 6522 peripheral control register allows the programmer to provide any of these functions. Bits 0 through 3 govern the operation of port B and its control signals; bits 4 through 7 govern the operation of port A and its control signals. The status indicators are in the Interrupt flag register (see Figure 1-9). We may characterize the bits in the control register as follows:

- tion on control line 1 is high-to-low (0) or low-to-high (1). If control line 2 is an · Bit 0 (for port A) and bit 4 (for port B) determine whether the active transiextra input, bit 2 (for port A) and bit 6 (for port B) has a similar function.
- determine whether it operates independently of the parallel data port. This bit is 0 · If control line 2 is an extra input, bit 1 (for port A) and bit 5 (for port B) for normal handshaking and 1 for independent operation.
- · Bit 3 (for port A) and bit 7 (for port B) determine whether control line 2 is an extra input line (0) or an output response (1).
- · If control line 2 is an output response, bit 2 (for port A) and bit 6 (for port B) determine whether it operates in an automatic mode (0) or a manual mode (1).
- · If control line 2 is being operated in the automatic mode, bit 1 (for port A) and bit 5 (for port B) determine whether the response lasts for one clock cycle (1) or until the peripheral produces another active transition on control line 1 (0).
- · If control line 2 is being operated in the manual mode, bit 1 (for port A) and bit 5 (for port B) determine its level.

Some typical examples are

· The peripheral indicates DATA READY or PERIPHERAL READY with a high-to-low transition on control line 1. No response is necessary.

In the 4 bits controlling a particular port, the only requirement is that bit 0 must be 0 to allow recognition of a high-to-low transition on control line 1. The other bits are arbitrary, although our preference is to clear unused bits as a standard convention. Thus, the bits would be 0000.

· The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1. No response is necessary. Bit 0 must be set to 1; the other bits are arbitrary. Bit 0 determines which edge the VIA recog-

-Interrupt Flag register

CA2

CVI SR

CB2

CB1 T2

Bit Number	Set by	Cleared by
0	Active transition of the signal on the CA2 pin.	Reading or writing the A Port Output register (ORA) using address 0001.
-	Active transition of the signal on the CA1 pin.	Reading or writing the A Port Output register (ORA) using address 0001.
~	Completion of eight shifts.	Reading or writing the Shift register.
3	Active transition of the signal on the CB2 pin.	Reading or writing the B Port Output register.
4	Active transition of the signal on the CB1 pin.	Reading or writing the B Port Output register.
S	Time-out of Timer 2.	Reading T2 low-order counter or writing T2 high-order counter.
9	Time-out of Timer 1.	Reading Ti low-order counter or writing TI high-order latch.
7	Active and enabled interrupt condition,	Action which clears interrupt condition.
Bits 0, 1	Bits 0, 1, 3, and 4 are the I/O handshake interrupts is both active and enabled.	Bits 0, 1, 3, and 4 are the I/O handshake signals. Bit 7 (IRQ) is 1 if any of the interrupts is both active and enabled.

Figure 1-9: The 6522 VIA's Interrupt Flag Register

high-to-low transition on control line 1. The port must respond by producing a · The peripheral indicates DATA READY or PERIPHERAL READY with a pulse on control line 2 that lasts one clock cycle after the processor reads the input or writes the output.

The required 4-bit sequence is

Bit 3 = 1 to make control line 2 an output Bit 2 = 0 to operate control line 2 in the automatic mode.

The port therefore produces the response without processor intervention.

CHAPTER 1: GENERAL PROGRAMMING METHODS 61

Bit 1 = 1 to make the response last one clock cycle.

Bit 0 = 0 to recognize a high-to-low transition on control line 1.

· The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1. The port must respond by bringing conirol line 2 tow until the peripheral becomes ready again.

The required 4-bit sequence is

Bit 3 = 1 to make control line 2 an output.

Bit 2 = 0 to operate control line 2 in the automatic mode.

Bit 1 = 0 to make the response last until the peripheral becomes ready again.

Bit 0 = 1 to recognize a low-to-high transition on control line 1 as the ready signal.

· The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1. The processor must respond under program control.

The required 4-bit sequence is

Bit 3 = 1 to make control line 2 an output.

Bit 2 = 1 to operate control line 2 in the manual mode.

Bit 1 is the initial state for control line.

Bit 0 = 1 to recognize a low-to-high transition on control line 1 as the ready signal.

The following sequences can be used to produce the response

READ THE PERIPHERAL REGISTER SET CONTROL LINE 2 TO 0 READ THE PERIPHERAL REGISTER SET CONTROL LINE 2 TO 1 READ THE PERIPHERAL REGISTER ISET CONTROL LINE 2 TO 0 READ THE PERIPHERAL REGISTER SET CONTROL LINE 2 TO VIAPCR #%11011111 VIAPCR VIAPCR #%11111101 # \$400000010 VIAPCR a logic 1: .DA VIAPCR)RA #\$00100000 VIAPCR VIAPCR VIAPCR 2 a logic 0: LDA VIAPC AND #8110 STA VIAPC Make CA2 a logic 1: a logic 0: LDA S P STA <u>8</u> STA STA Make CA2 Make CB2 Make CB2

These sequences do not depend on the contents of the peripheral control register, Tables 1-13 and 1-14 summarize the operating modes for control lines CA2 since they do not change any of the bits except the one that controls the response.

duces a response after either read or write operations, whereas port B produces a and CB2. Note that the automatic output modes differ slightly in that port A proresponse only after write operations.

Table 1-13: Operating Modes for Control Line CA2 of a 6522 VIA

Input Mode — Set CA2 Interrupt flag (JFR0) on a negative of the Output register. Independent Interrupt Input Mode — Set IFR0 on a read or write of the CA2 Interrupt Input Mode — Set IFR0 on a negative fram CA2 Interrupt Ing. Input Mode — Set CA2 Interrupt Ing. CA2 input signal. Reading or writing ORA does not CA2 input signal. Clear JFR0 with a read or write of the Poutput register. Independent Interrupt Input Mode — Set IFR0 on a positive transoft in the CA2 input signal. Reading or writing ORA does not of the Englisher. Independent Interrupt Input Mode — Set IFR0 on a positive transoft in the Peripheral A Output register. Pulse Output Mode — Set CA2 output low on a read of the Peripheral A Output register. Pulse Output Mode — CA2 goes low for one cycle follow write of the Peripheral A Output register. In the Manual Output Mode — The CA2 output is held low in the pulse of the Peripheral A Output is set of the pulp in the Interval of the Peripheral A Output is set of Input in the Interval output Mode — The CA2 output is held high in the Interval of the Peripheral A Output is held high in the Interval of the Peripheral A Output is held high in the Interval of the Peripheral A Output is held high in the Interval of the Peripheral A Output is held high in the Interval of the Interval of the Peripheral A Output is held high in the Interval of the Interva	PCR3	PCR2	PCR1	Mode
0 - 0 0	0	0	0	Input Mode — Set CA2 Interrupt flag (IFRO) on a negative transition of the input signal. Clear IFRO on a read or write of the Peripheral A Output register.
0 - 0 - 0 -	0	0		Independent Interrupt Input Mode — Set IFRO on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt. Bag.
1 0 1 1	0	1	0	Input Mode — Set CA2 Interrupt flag on a positive transition of the CA2 input signal. Clear IFRO with a read or write of the Peripheral A Output register.
0 - 0 -	0	-	1	Independent Interrupt Input Mode — Set IFRO on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 Interrupt flag.
- 0 -	-	0	0	Handshake Output Mode — Set CA2 output tow on a read or write of the Peripheral A Output register. Reset CA2 high with an active transition on CA1.
	-	9	-	Pulse Output Mode — CA2 goes low for one cycle following a read or write of the Peripheral A Output register.
1 Manual Output Mode — The CA2 output is held high in t	-	_	0	Manual Output Mode — The CA2 output is held low in this mode.
	-		1	Manual Output Mode $-$ The CA2 output is held high in this mode.

The auxiliary control register is less important than the peripheral control register. Its bits have the following functions (see Figure 1-8);

- port B (bit 1) when an active transition occurs on control line 1, This option · Bits 0 and 1, if set, cause the VIA to latch the input data on port A (bit 0) or allows for the case in which the input peripheral provides valid data only briefly, and the data must be saved until the processor has time to handle it.
- · Bits 2, 3, and 4 control the operations of the seldom-used shift register. This register provides a simple serial I/O capability, but most designers prefer either to use the serial I/O chips such as the 6551 or 6850 or to provide the entire serial interface in software.
- · Bit 5 determines whether timer 2 generates a single time interval (the socalled one-shot mode) or counts pulses on line PB6 (pulse-counting mode).
- · Bit 6 determines whether timer 1 generates one time interval (0) or operates continuously (1), reloading its counters from the latches after each interval

CHAPTER 1: GENERAL PROGRAMMING METHODS 63

Table 1-14: Operating Modes for Control Line CB2 of a 6522 VIA

Independent Interrupt Input Mode — Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the Interrupt flag. Interrupt Input Mode — Set CB2 Interrupt flag (IFR.)) on a negative transition of the CB2 input signal. Clear IFR.3 on a read or write of the Peripheral B. Output register. Independent Input Mode — Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 Interrupt flag. Handshake Output Mode — Set CB2 low on a write ORB operation. Reset CB2 high on an active transition of the CB1 input signal. Input Mode — Set CB2 Interrupt flag on a positive transition of the CB2 input signal. Clear the CB2 Interrupt flag on a read or write of ORB PCRS 0 0 0 PCR6 0 0 0 PCR7 0 0 0 0

· Bit 7 determines whether timer 1 generates output pulses on PB7 (a logic 1 generates pulses)

Pulse Output Mode -- Set CB2 low for one cycle following a write ORB operation.


Manual Output Mode — The CB2 output is held high in this mode. Manual Output Mode -- The CB2 output is held low in this mode.

0

O


The uses of most of these functions are straightforward. They are not as com-

You can also operate a 6522 VIA in an interrupt-driven mode. Interrupts are enabled or disabled by setting bits in the interrupt enable register (see Figures 1-10 and 1-11) with bit 7 (the enable/disable flag) set (for enabling) or cleared (for disabling), Interrupts can be recognized by examining the interrupt flag register (see Figure 1-9). Table 1-15 summarizes the setting and clearing (resetting) of mon as the handshaking functions governed by the peripheral control register. interrupt flags on the 6522 VIA.



A I in any bit position indicates an active interrupt, whereas a 0 indicates an inactive interrupt. The Interrupt Flag register identifies those interrupts which are active.

Figure 1-10: The 6522 VIA's Interrupt Flag and Interrupt Enable Registers



Enable register. You enable individual interrupts by writing to the Interrupt Enable register with a 1 in bit 7. Thus you could enable "time out for Timer 1" and "active transitions of signal CB1" by storing D0₁₆ in the Interrupt Enable register: You can selectively enable or disable individual interrupts via the Interrupt

Figure 1-11: A Typical Enabling Operation on the

6522 VIA's Interrupt Enable Register

CHAPTER 1: GENERAL PROGRAMMING METHODS 65

Table 1-15: A Summary of Conditions for Setting and Resetting Interrupt Flags in the 6522 VIA


	Set by	Cleared by
۰	Timeout of Timer 1	Reading Timer I Low-Order Counter or writing T1 High-Order Latch
S	Timeout of Timer 2	Reading Timer 2 Low-Order Counter or writing T2 High-Order Counter
7	Active transition of the signal on CB1	Reading from or writing to 1/0 Port B
	Active transition of the signal on CB2 (input mode)	Reading from or writing to I/O Port B in input mode only
~	Completion of eight shifts	Reading or writing the Shift register
	Active transition of the signal on CA1	Reading from or writing to I/O Port A using address 0001 ₂
0	Active transition of the signal on CA2 (input mode)	Reading from or writing to 1/0 Port A Output register (ORA) using address 0001 ₂ in input mode only

WRITING INTERRUPT. DRIVEN CODE

The 6502 microprocessor responds to an interrupt (either a nonmaskable interrupt, a maskable interrupt that is enabled, or a BRK instruction) as follows:

- · By saving the program counter (more significant byte first) and the status register in the stack in the order shown in Figure 1-12. Note that the status register ends up on top of the program counter; the sequence PHP, JSR would produce the opposite order. The program counter value here is the address of the next instruction; there is no offset of 1 as there is with JSR.
- · By disabling the maskable interrupt by setting the I flag in the status register.
- · By fetching a destination address from a specified pair of memory addresses isce Table 1-16) and placing that destination in the program counter.

Thus, the programmer should consider the following guidelines when writing interrupt-driven code for the 6502: · The accumulator and index registers must be saved and restored explicitly if the service routine changes them. Only the status register is saved automatically.



ss = Original contents of Stack Pointer

- Original contents of Status (P) register

PCH = Original contents of 8 higher order bits of Program Counter PCL = Original contents of 8 lower order bits of Program Counter Figure 1-12: The 6502 Microprocessor's Response to an Interrupt

The service routine must save the accumulator before it saves the index registers, since it can only transfer an index register to the stack via the accumulator. Typical saving and restoring sequences are

	ACK	;SAVE ACCUMULATOR IN STACK ;SAVE INDEX REGISTER X ;SAVE INDEX REGISTER Y ;RESTORE INDEX REGISTER Y ;RESTORE INDEX REGISTER X	PHA TXA PHA PHA PHA TAX
	OM STACK	PRESTORE ACCUMULATOR PROM STACK	PLA
	>-	RESTORE INDEX REGISTER	PLA
			PHA
		SAVE INDEX REGISTER Y	FYA
			PHA
		SAVE INDEX REGISTER X	TXA
	ACK	SAVE ACCUMULATOR IN ST	SHA.

The order of the index registers does not matter, as long as the saving and restoring orders are opposites.

Interrupt) instruction restores the old status register as part of its execution. This · The interrupt need not be reenabled explicitly, since the RTI (Return from restores the original state of the Interrupt Disable flag. If you wish to return with interrupts disabled, you can set the Interrupt Disable flag in the stack with the sednence

GET STATUS REGISTER
DISABLE INTERRUPT IN STACK
PUT STATUS REGISTER BACK IN STACK #800000100 PLA ORA PHA

CHAPTER 1: GENERAL PROGRAMMING METHODS 67

Table 1-16: Interrupt Vectors for the 6502 Microprocessor

Source	Address Used (Hexadecimal)
Interrupt Request (IRQ) and BRK Instruction Reset (RESET) Nonmaskable Interrupt (NMI)	FFPE and FFFF FFFC and FFFB FFFA and FFFB
The addresses are stored in the usual 6502 fashion with the less significant byte at the lower address.	on with the less significant byte

Note the convenience here of having the status register at the top, rather than underneath the return address.

be entered with interrupts either disabled or enabled, you must be sure to restore (Clear Interrupt Disable) to enable them afterward. If the section of code could the original state of the Interrupt Disable flag. That is, you must save and restore ou can use SEI (Set Interrupt Disable) to disable maskable interrupts and CLI · If you have code that the processor must execute with interrupts disabled, the status register as follows:

SAVE OLD INTERRUPT DISABLE IDISABLE INTERRUPTS

CODE THAT MUST BE EXECUTED WITH INTERRUPTS DISABLED

RESTORE OLD INTERRUPT DISABLE

The alternative (automatically reenabling the interrupts at the end) would cause a problem if the section were entered with the interrupts already disabled.

vice routine, place an indirect jump at the vectored address. That is, the routine · If you want to allow the user to select the actual starting address of the serstarting at the vectored address is simply

1GO TO USER-SPECIFIED ADDRESS (USRINT) JMP

This procedure increases the interrupt response time by the execution time of an indirect jump (five clock cycles).

ion may include memory locations on page 0, priority registers (particularly if · You must remember to save and restore incidental information that is essenial for the proper execution of the interrupted program. Such incidental informathey are write-only), and other status.

storage beyond that provided by the registers. As we noted in the discussion of · To achieve general reentrancy, you must use the stack for all temporary

6502 ASSEMBLY LANGUAGE SUBROUTINES

parameter passing, you can assign space on the stack (NPARAM bytes) with the

sednence	

MOVE S OVER TO A	JASSIGN NPARAM EMPTY BYTES JA GENERAL WAY TO ADJUST SP
	#NPARAM
×	S EC

Later, you can remove the temporary storage area with the sequence

		900	27.19		
«			EMPT.		
OVER TO			NPARAM		
, MOVE S OVER TO A		,	REMOVE NPARAM EMPIT BITES		
			#NPARAM		
TSX	TXA	CEC	ADC	TAX	SXE

If NPARAM is only 1 or 2, you can replace these sequences with the appropriate number of push and pull instructions in which the data is ignored.

· The service routine should initialize the Decimal Mode flag with either CLD or SED if it uses ADC or SBC instructions. The old value of that flag is saved and restored automatically as part of the status register, but the service routine should not assume a particular value on entry.

MAKING PROGRAMS **RUN FASTER**

ing where it is spending its time. This requires that you determine which loops (other than delay routines) the processor is executing most often. Reducing the the multiplying factor. It is thus critical to determine how often instructions are execution time of a frequently executed, loop will have a major effect because of being executed and to work on loops in the order of their frequency of execution. In general, you can make a program run substantially faster by first determin-

Once you have determined which loops the processor executes most frequently, you can reduce their execution time with the following techniques:

- may also include a constant value or a memory address that is being fetched each · Eliminate redundant operations. These may include a constant that is being added during each iteration or a special case that is being tested for repeatedly. It ime rather than being stored in a register or used indirectly.
 - · Use page 0 for temporary data storage whenever possible.
- often eliminate branches by changing the initial conditions, reversing the order of · Reorganize the loop to reduce the number of jump instructions. You can

others. Reversing the order of operations can be helpful if numerical comparisons Reorganization may also allow you to combine condition checking inside the loop are involved, since the equality case may not have to be handled separately. operations, or combining operations. In particular, you may find it helpful to start everything back one step, thus making the first iteration the same as all the with the overall loop control.

- . Work backward through arrays rather than forward. This allows you to count the index register down to 0 and use the setting of the Zero flag as an exit condition. No explicit comparison is then necessary. Note that you will have to subtract I from the base addresses, since I is the smallest index that is actually used.
- · Increment 16-bit counters and indirect addresses rather than decrementing them. 16-bit numbers are easy to increment, since you can tell if a carry has occurred by checking the less significant byte for 0 afterward. In the case of a decrement, you must check for 0 first.
 - · Use in-line code rather than subroutines. This will save at least a JSR instruction and an RTS instruction.
- . Watch the special uses of the index registers to avoid having to move data between them. The only register that can be used in indirect indexed addressing is register Y; the only register that can be used in indexed indirect addressing or in loading and storing the stack pointer is register X.
- · Use the instructions ASL, DEC, INC, LSR, ROL, and ROR to operate directly on data in memory without moving it to a register.
 - · Use the BIT instruction to test bits 6 or 7 of a memory location without loading the accumulator.
- · Use the CPX and CPY instructions to perform comparisons without using the accumulator.

tions with tables. A single table lookup can perform the same operation as a The cost is extra memory, but that may be justified if the memory is readily available. If enough memory is available, a lookup table may be a reasonable approach even if many of its entries are repetitive — even if many inputs produce the same output. In addition to its speed, table lookup is easy to program, easy to A general way to reduce execution time is to replace long sequences of instrucsequence of instructions if there are no special exits or program logic involved. change, and highly flexible.

MAKING PROGRAMS USE LESS MEMORY®

You can make a program use significantly less memory only by identifying common sequences of instructions and replacing those sequences with ions you can place in subroutines, the more memory you save. The drawbacks of his approach are that JSR and RTS themselves require memory and take time to execute, and that the subroutines are typically not very general and may be difficult to understand or use. Some sequences of instructions may even be mplemented as subroutines in a monitor or in other systems programs that are always resident. Then you can replace those sequences with calls to the systems subroutine calls. The result is a single copy of each sequence. The more instrucprogram as long as the return is handled properly.

instructions such as CPX, CPY, and BIT reduce both execution time and memory usage. Of course, using in-line code rather than loops and subroutines Some of the methods that reduce execution time also reduce memory usage. In particular, using page 0, reorganizing loops, working backward through arrays, ncrementing 16-bit quantities, operating directly on memory, and using special reduces execution time but increases memory usage.

ways that you can reduce their memory requirements are by eliminating intermediate values and interpolating the results, 9.10 eliminating redundant values Lookup tables generally use extra memory but save execution time. Some with special tests, and reducing the range of input values. Often you will find that a few prior tests or restrictions will greatly reduce the size of the required table.

REFERENCES

- 1. Weller, W.J., Practical Microcomputer Programming: The 6502, Northern Technology Books, Evanston, Ill., 1980.
- 2. Fischer, W.P., "Microprocessor Assembly Language Draft Standard," EEE Computer, December 1979, pp. 96-109. Further discussions of the standard outer, May 1981. See also Duncan, F.G., "Level-Independent Notation for appear on pp. 79-80 of IEEE Computer, April 1980, and on pp. 8-9 of IEEE Com-Microcomputer Programs," IEEE Micro, May 1981, pp. 47-56.
- 3. Osborne, A. An Introduction to Microcomputers: Volume 1 Basic Concepts, 2nd ed., Berkeley: Osborne/McGraw-Hill, 1980.

CHAPTER 1: GENERAL PROGRAMMING METHODS 71

5. Shankar, K.S., "Data Structures, Types, and Abstractions," IEEE Comnuter. April 1980, pp. 67-77.

6. Ibid.

O;borne/McGraw-Hill, 1981, pp. 9-55 to 9-61 (6850 ACIA), Chapter 10 (6500 1. Osborne, A. and G. Kane, 4 and 8-Bit Microprocessor Handbook, Berkeley: processors and associated chips).

8. Schember, K.A. and J.R. Rumsey, "Minimal Storage Sorting and Searching Techniques for RAM Applications," Computer, June 1977, pp. 92-100.

9. Seim, T.A., "Numerical Interpolation for Microprocessor-Based Systems," Computer Design, February 1978, pp. 111-16.

Control Applications on Microprocessors," Proceedings of the 1978 Conference 10. Abramovich, A. and T.R. Crawford, "An Interpolating Algorithm for on Industrial Applications of Microprocessors, Philadelphia, Penn., pp. 195-201 proceedings available from IEEE or IEEE Computer Society).

Two hobby magazines run many articles on 6502 assembly language programming; they are Compute (P.O. Box 5406, Greensboro, NC 27403) and Micro (P.O. Box 6502, Chelmsford, MA 01824).

Chapter 2 Implementing Additional Instructions And Addressing Modes

This chapter shows how to implement instructions and addressing modes that are not included in the 6502's instruction set. Of course, no instruction set can ever include all possible combinations. Designers must make choices based on how many operation codes are available, how easily an additional combination could be implemented, and how often it would be used. A description of additional instructions and addressing modes does not imply that the basic instruction set is incomplete or poorly designed.

We concentrate our attention on additional instructions and addressing modes

- · Obvious parallels to those included in the instruction set
- Described in the draft Microprocessor Assembly Language Standard (IEEE Task P694)
- · Discussed in Volume 1 of An Introduction to Microcomputers!
- · Implemented on other microprocessors, especially ones that are closely related or partly compatible.2.3

This chapter should be of particular interest to those who are familiar with the assembly languages of other computers.

INSTRUCTION SET EXTENSIONS

In describing extensions to the instruction set, we follow the organization suggested in the draft standard for IEEE Task P694.4 We divide instructions into the following groups (listed in the order in which they are discussed): arithmetic, logical, data transfer, branch, skip, subroutine call, subroutine return, and miscellaneous. Within each type of instruction, we discuss operand types in the

indirect, immediate, indexed, register, autopreincrement, autopostincrement, autopredecrement, autopostdecrement, indirect preindexed (also called preinollowing order: byte (8-bit), word (16-bit), decimal, bit, nibble or digit, and dexed or indexed indirect), and indirect postindexed (also called postindexed or multiple. In describing addressing modes, we use the following order: direct, indirect indexed)

ARITHMETIC INSTRUCTIONS

In this group, we consider addition, addition with carry, subtraction, subtracion in reverse, subtraction with carry (borrow), increment, decrement, multiplication, division, comparison, two's complement (negate), and extension. Instructions that do not obviously fall into a particular category are repeated for convenience.

Addition Instructions (Without Carry)

1. Add memory location ADDR to accumulator.

;CLEAR CARRY ;(A) * (A) + (ADDR) ADDR

The same approach works for all addressing modes.

2. Add VALUE to accumulator.

;(A) = (A) + VALUECLEAR CARRY #VALUE

3. Add Carry to accumulator.

;(A) = (A) + 0 + CARRY

4. Decimal add memory location ADDR to accumulator.

;ENTER DECIMAL MODE ;CLEAR CARRY ;(A) * (A) + (ADDR) IN DECIMAL ;LEAVE DECIMAL MODE

more general approach restores the original value of the D flag; that is,

(A) = (A) + (ADDR) IN DECIMAL PRESTORE OLD D FLAG SAVE OLD D FLAG FENTER DECIMAL MODE CLEAR CARRY ADDR

Note that restoring the status register destroys the carry from the addition

5. Decimal add VALUE to accumulator.

;(A) = (A) + VALUE IN DECIMAL; LEAVE DECIMAL MODE ;ENTER DECIMAL HODE

6. Decimal add Carry to accumulator.

;(A) = (A) + CARRY IN DECIMAL; LEAVE DECIMAL MODE ENTER DECIMAL MODE SED 7. Add index register to accumulator (using memory location ZPAGE).

;SAVE INDEX REGISTER ON PAGE ZERO ;CLEAR CARRY ;(A) = (A) + (X) 2 PAGE ZPAGE

This approach works for index register Y also.

8. Add the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) to memory locations SUM and SUM+1 (MSB in SUM+1).

ADD MSB'S WITH CARRY CLEAR CARRY ADD LSB'S ADDR+1 SUM+1

SUM+1

9. Add 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) to memory locations SUM and SUM+1 (MSB in SUM+1).

CLEAR CARRY ADD MSB'S WITH CARRY VAL16L #VAL16 SUM+1 SUM+1 CCC CDA ADC STA LDA

Addition Instructions (With Carry)

1. Add Carry to accumulator

1 (A) * (A) + CARRY

2. Decimal add VALUE to accumulator with Carry.

	; (A) = (A) + VALUE + CARRY IN DECIMAL	
	Ξ	
	CARRY	
3 MODE	VALUE +	L MODE
ENTER DECIMAL MODE	+ (¥)	DECIMA
; ENTER	; (A) =	; LEAVE
	#VA LUE	
SED	ADC	CTD

3. Decimal add memory location ADDR to accumulator with Carry.

SED

SED

;(A) = (A) + (ADDR) + CARRY IN DECIMAL; ;LEAVE DECIMAL MODE

ADDR

ADC

4. Add the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) to memory locations SUM and SUM+1 (MSB in SUM+1) with

ADDR+1) to memory locations SUM and SUM+1 (MSB in Starry.

LDA SUM ;ADD LSB'S WITH CARRY

ADC ADDR

LDA SUM+1 ;ADD MSB'S WITH CARRY

ADC ADDR+1

STA SUH+1
5. Add 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) to memory locations SUM and SUM+1 (MSB in SUM+1) with

LDA SUM ;ADD LSB'S WITH CARRY
ADC VAL16L
STA SUM
LDA SUM+1 ;ADD MSB'S WITH CARRY
ADC ADDR+1
STA SUM+1

Carry.

Subtraction Instructions (Without Borrow)

1. Subtract memory location ADDR from accumulator.

EC ;SET INVERTED BORROW BC ADDR ; (A) = (A) - (ADDR)

The Carry flag acts as an inverted borrow, so it must be set to 1 if its value is to have no effect on the subtraction.

2. Subtract VALUE from accumulator.

SET INVERTED BORROW

AVALUE

AVALUE

AVALUE

3. Subtract inverse of borrow from accumulator.

+0 ; (A) = (A) - (1-CARRY)

The result is (A) - 1 if Carry is 0 and (A) if Carry is 1.

4. Decimal subtract memory location ADDR from accumulator.

SED ;ENTER DECIMAL MODE
SEC ;SET INVERTED BORROW
SBC ADDR ; (A) = (ADDR) IN DECIMAL
CLD ;LEAVE DECIMAL MODE

The Carry flag has the same meaning in the decimal mode as in the binary mode.

5. Decimal subtract VALUE from accumulator.

SED ;ENTER DECIMAL MODE
SEC ;SET INVERTED BORROW
SEC ;(A) = (A) - VALUE IN DECIMAL
CLD ;LEAVE DECIMAL MODE

6. Subtract the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) from memory locations DIFF and DIFF+1 (MSB in DIFF+1).

LDA DIFF ;SUBTRACT LSB'S WITH NO BORROW
SEC ADDR
STA DIFF; ;SUBTRACT MSB'S WITH BORROW
SEC ADDR+1
STA DIFF+1

7. Subtract 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) from memory locations DIFF and DIFF+1 (MSB in Start 1).

LDA DIFF ;SUBTRACT LSB'S WITH NO BORROW SEC #VAL16L STA DIFF ;SUBTRACT MSB'S WITH BORROW SBC #VAL16M STA DIFF+1

8. Decimal subtract inverse of borrow from accumulator.

SED FU ; (A) = (A) - (1-CARRY) IN DECIMAL CLD ; LEAVE DECIMAL MODE

Subtraction in Reverse Instructions

1. Subtract accumulator from VALUE and place difference in accumulator. ONE'S COMPLEMENT A

TWO'S COMPLEMENT A FORM -A + VALUE *VALUE OLC CLC CLC ö

;SAVE A TEMPORARILY ;FORM VALUE - A TEMP †VALUE TENP STA

The Carry acts as an inverted borrow in either method; that is, the Carry is set to 1 if no borrow is necessary. 2. Subtract accumulator from the contents of memory location ADDR and place difference in accumulator.

ONE'S COMPLEMENT A TWO'S COMPLEMENT A SAVE A TEMPORARILY FORM (ADDR) - A FORM -A + (ADDR) ADDR ADDR TEMP ADC CLC STA LDA SEC SBC 3. Decimal subtract accumulator from VALUE and place difference in accumulator.

TEMP

FORM VALUE - A #VALUE TEMP STA LDA SEC SBC CLD 4. Decimal subtract accumulator from the contents of memory location ADDR and place difference in accumulator.

ILEAVE DECIMAL MODE

; ENTER DECIMAL MODE ; FORM (ADDR) - A LEAVE DECIMAL MODE TEMP TEMP STA LDA SEC SBC CLD

Subtraction with Borrow (Carry) Instructions

1. Subtract inverse of borrow from accumulator.

; (A) = (A) - (1-CARRY)

2. Decimal subtract VALUE from accumulator with borrow.

;(A) = (A) - VALUE - BORROW IN DECIMAL; LEAVE DECIMAL MODE SENTER DECIMAL MODE **1VALUE**

3. Decimal subtract memory location ADDR from accumulator with borrow.

;ENTER DECIMAL MODE
;(A) = (A) - VALUE - BORROW IN DECIMAL
;LEAVE DECIMAL MODE ADDR SED 4. Subtract the contents of memory locations ADDR and ADDR+1 (MSB in ADDR + 1) from memory locations DIFF and DIFF+1 (MSB in DIFF+1) with horrow.

SUBTRACT LSB'S WITH BORROW

SUBTRACT MSB'S WITH BORROW DIFF+1 ADDR+1 SBC STA LDA SBC STA

DIFF+1

less significant byte) from memory locations DIFF and DIFF+1 (MSB in 5. Subtract 16-bit number VAL16 (VAL16M more significant byte, VAL16L DIFF+1) with borrow.

SUBTRACT LSB'S WITH BORROW SUBTRACT MSB'S WITH BORROW VAL16M DIFF+1 VAL16L DIFF+1 DIFF STA LDA SBC STA

increment Instructions

1. Increment accumulator, setting the Carry flag if the result is zero.

INCREMENT BY ADDING 1 SET CARRY CLEAR CARRY 9 7 270 SEC 5

, MOVE A TO X		
TAX	INX	TXA

INX does not affect the Carry flag; it does, however, affect the Zero flag.

3. Increment stack pointer.

	VALUE		
	X AND RETURN		
	AND		
	×		
MOVE S TO X	INCREMENT		
ы	z		
NOM:	HT:		
TSX	INX	TXS	

þ

INCREMENT STACK POINTER SAVE A TAX PLA TXA

Remember that PLA affects the Zero and Negative flags.

4. Decimal increment accumulator (add 1 to A in decimal).

; (A) = (A) + 1 DECIMAL	STEAVE DECIMAL MODE
‡	
SED CLC ADC	2

Remember that INC and DEC produce binary results even when the D flag is set.

5. Increment contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1).

202		CARRY TO MSB IF LSB GOES TO ZERO		LSB				TO MSB		
; INCREMENT LSB		CARRY TO MS		, INCREMENT L				FWITH CARRY TO		
ADDR	DONE	ADDR+1		ADDR		-	ADDR	ADDR+1	9	ADDR+1
S Z	BNE	INC	NOP	LDA	CIC	ADC	STA	LDA	ADC	STA
			DONE							

5

The first afternative is clearly much shorter.

6. Decimal increment contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1).

JENTER DECIMAL MODE	; ADD 1 TO LSB		
	ADDR		-
SED	LDA	272	ADC

CARRY TO MSB IF NECESSARY LEAVE DECIMAL MODE ADDR DONE ADDR+1 #0 ADDR+1 DONE INC produces a binary result even when the Decimal Mode flag is set. Note that we could eliminate the BCC instruction from the program without affecting the result, but the change would increase the average execution time.

Decrement Instructions

1. Decrement accumulator, clearing the Carry flag if the result is FF16.

; SET INVERTED BORROW ; DECREMENT BY SUBTRACTING 1	CLEAR INVERTED BORROW; DECREMENT BY SUBTRACTING 1	;CLEAR CARRY ;DECREMENT BY ADDING -1
- T	Q	i i sy
SEC	288 272	CLC
	00	ot

2. Decrement accumulator without affecting the Carry flag.

; DECREMENT X TAX DEX TXA DEX does not affect the Carry flag; it does, however, affect the Zero flag.

3. Decrement stack pointer.

MOVE S TO X THEN DECREMENT X AND RETURN VALUE TSX DEX TXS You can also decrement the stack pointer with PHA or PHP, neither of which fects any flags.

4. Decimal decrement accumulator (subtract 1 from A in decimal). SENTER DECIMAL MODE SED SEC SBC CLD 5. Decrement contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1).

;(A) = (A) - 1 DECIMAL ;LEAVE DECIMAL MODE

=

ထ

; IS LSB 2ERO?		; YES, BORROW FROM MSB	BEFORE DECREMENTING LSB
ADDR	DECLSB	ADDR+1	ADDR
LDA	BNE	DEC	DEC
			CLSB

Decrementing a 16-bit number is significantly more difficult than incrementing one. In fact, incrementing is not only faster but also leaves the accumulator unchanged; of course, one could replace LDA with LDX, LDY, or the sequence INC, DEC. An alternative that uses no registers is

RO?			;YES, BORROW FROM MSB	CREMENTING LSB
IS LSB 7ERO?			YES, BORR	BEFORE DE
ADDR	ADDR	DECLSB	ADDR+1	ADDR
INC	DEC	BNE	DEC	DEC
				SCLSB

6. Decimal decrement contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1).

; ENTER DECIMAL MODE	SUBTRACT 1 FROM LSB					; BORROW FROM MSB IF NECESSARY			LEAVE DECIMAL MODE
	ADDR		#7	ADDR	DONE	ADDR+1	<u>_</u>	ADDR+1	
SED	LDA	SEC	SBC	STA	BCS	LDA	SBC	STA	CLD
									3 2

DEC produces a binary result even when the Decimal Mode flag is set. Note that we could eliminate the BCS instruction from the program without affecting the result, but the change would increase the average execution time.

Multiplication Instructions

1. Multiply accumulator by 2.

AMULTIPLY BY SHIFTING LEFT	The following version places the Carry (if any) in Y.	; ASSUME MSB * 0 ; MULTIPLY BY SHIFTING LEFT ; AND MOVING CARRY TO Y
⋖	on places	#0 A Done
ASL A	wing versi	LDY ASL BCC INY NOP
	The follo	DONE

2. Multiply accumulator by 3 (using ADDR for temporary storage).

; SAVE A ; 2 X A ; 3 X A ; 2 X A 3. Multiply accumulator by 4. ADDR ASL ASL STA

ADDR

We can easily extend cases 1, 2, and 3 to multiplication by other small integers.

4. Multiply an index register by 2.

MULTIPLY BY SHIFTING LEFT ;RETURN RESULT MOVE TO A ASL TXA 5. Multiply the contents of memory locations ADDR and ADDR+1 (MSB in ADDR + 1) by 2.

MULTIPLY BY SHIFTING LEFT AND MOVING CARRY OVER TO MSB ADDR+1 ROL

6. Multiply the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) by 4.

MULTIPLY BY SHIFTING LEFT; AND MOVING CARRY OVER TO MSB; THEN MULTIPLY AGAIN ADDR+1 ADDR+1 ADDR ADDR ASL ROL ASL ROL Eventually, of course, moving one byte to the accumulator, shifting the accumulator, and storing the result back in memory becomes faster than caving both bytes in memory.

Division Instructions

1. Divide accumulator by 2 unsigned.

DIVIDE BY SHIFTING RIGHT Divide accumulator by 4 unsigned.

DIVIDE BY SHIFTING RIGHT

< <

3. Divide accumulator by 2 signed.

MOVE SIGN TO CARRY RESTORE ACCUMULATOR SHIFT RIGHT BUT PRESERVE SIGN SAVE ACCUMULATOR ASL TXA ROR

final rotate can preserve it. This is known as an arithmetic shift, since it preserves the sign of the number while reducing its magnitude. The fact that the sign bit is The second instruction moves the original sign bit (bit 7) to the Carry flag, so the copied to the right is known as sign extension. 4. Divide the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) by 2 unsigned.

TING RIGHT	RY OVER TO LSB
DIVIDE BY SHIF	AND MOVING CARRY OF
ADDR+1	ADDR
LSR	ROR

5. Divide the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) by 2 signed.

	į	257.0	
		17.	ES 18
	1	DIVIDE BY SHIPTING RIGHT WITH SIGN	VER TO
, MOVE SIGN TO CARRY		IFTING	ARRY O
20		SH	
S		BY	ž
S		DE	9
; MOVE		; DIVI	; AND
ADDR+1	<	ADDR+1	ADDR
רמא	ASL	ROR	ROR

Comparison Instructions

1. Compare VALUE with accumulator bit by bit, setting each bit position that is different

#VALUE EOR Remember, the EXCLUSIVE OR of two bits is 1, if and only if the two bits are different. 2. Compare memory locations ADR1 and ADR1+1 (MSB in ADR1+1) with memory locations ADR2 and ADR2+1 (MSB in ADR2+1). Set Carry if the first operand is greater than or equal to the second one (that is, if ADR1 and ADR1+1 contain a 16-bit unsigned number greater than or equal to the contents of ADR2 and ADR2+1). Clear Carry otherwise. Set the Zero flag if the two operands are equal and clear it otherwise.

COMPARE MSB'S	1	CLEAR CARRY, ZERO IF 2ND IS LARGER	SET CARRY, CLEAR ZERO IF 1ST LARGER	IF MSB'S EQUAL, COMPARE LSB'S	CLEAR CARRY IF 2ND IS LARGER		
ADR1+1	ADR2+1	DONE	DONE	ADRI	ADR2		
r _D A	CMP	BCC	BNE	LDA	CMP	NOP	
						ONE	

3. Compare memory locations ADR1 and ADR1+1 (MSB in ADR1+1) with the 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte). Set Carry if the contents of ADRI and ADRI+1 are greater than or

equal to VAL16 in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the contents of ADR1 and ADR1+1 are equal to VAL16, and clear it otherwise.

COMPARE MSB'S		CLEAR CARRY, ZERO IF VALIS LANGER	;SET CARRY, CLEAR ZERO IF DATA LANGE	; IF MSB'S EQUAL, COMPARE LSB'S	CLEAR CARRY IF VALIG LARGER
ADR1+1	#VAL16M	DONE	DONE	ADRI	#VAL16L
LDA	CMP	BCC	BNE	LDA	CMP

4. Compare memory locations ADR1 and ADR1+1 (MSB in ADR1+1) with NOP DONE

memory locations ADR2 and ADR2+1 (MSB in ADR2+1). Set Ca first operand is greater than or equal to the second one in the unsigned	COMPARE LSB'S	22 ; SUBTRACT MSB'S WITH BORROW
s ADR2 cater th	ADRI	ADR1+1
memory locations first operand is gr	LDA	LDA

ess significant bytes. This sequence destroys the value in A and sets the Zero flag We use SBC on the more significant bytes in order to include the borrow from the only from the final subtraction.

5. Compare memory locations ADR1 and ADR1+1 (MSB in ADR1+1) with Ihr 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte). Set Carry if the contents of ADR1 and ADR1+1 are greater than or equal to VAL16 in the unsigned sense.

LDA	ADR1 VAL16L	COMPARE LSB'S		
LDA	ADR1+1 VAL16M	;SUBTRACT MSB'S WITH BORROW	WITH S	BORROW

If you want to set the Carry if the contents of ADR1 and ADR1+1 are greater than VAL16, perform the comparison with VAL16+1.

6. Compare stack pointer with the contents of memory location ADDR. Set Carry if the stack pointer is greater than or equal to the contents of the memory location in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the two values are equal and clear it otherwise.

, MOVE STACK POINTER TO	JAND THEN COMPARE
	ADDR
XSI	CPX

7. Compare stack pointer with the 8-bit number VALUE. Set Carry if the stack pointer is greater than or equal to VALUE in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the two values are equal and clear it other-

TSX		HOVE STACK POINTER TO
CPX	#VALUE	JAND THEN COMPARE

8. Block comparison. Compare accumulator with memory bytes starting at address BASE and continuing until either a match is found (indicated by Carry = 1) or until a byte counter in memory location COUNT reaches zero (indicated by Carry = 0).

Ξ

CMPBYT	LUY CLOX CLOX CLOX CLOX CLOX CLOX CLOX CLOX	COUNT NOTEND #0 BASE,X DONE CMPBYT	GET COUNT ;EXIT IF COUNT IS ZERO ;STACK LUNEX AT ZERO ;CHECK CURRENT BYTE ;DONE IF MATCH FOUND (CARRY = 1) ;OTHERWISE, PROCEED TO NEXT BYTE ;IF ANY ARE LEFT ;OTHERWISE, EXIT CLEARING CARRY
DONE	NOP		

Remember, comparing two equal numbers sets the Carry flag.

(Negate) Instructions Two's Complement

1. Negate accumulator.

ONE'S COMPLEMENT		TWO'S COMPLEMENT
#SFF ;OA		#1 ; Tr
EOR	210	ADC

The two's complement is the one's complement plus 1.

; ALTERNATIVE IS 0 - (A)			
TEMP	0.		TEMP
STA	rDA	SEC	SBC

2. Negate memory location ADDR.

FORM 0 - (ADDR)		
0#	ADDR	ADDR
LDA	SBC	STA

3. Negate memory locations ADDR and ADDR+1 (MSB in ADDR+1).

JONE'S COMPLEMENT LSB	ADD 1 FOR TWO'S COMPLEMENT		JONE'S COMPLEMENT MSB		1 ADD CARRY FOR TWO'S COMPLEMENT	
ADDR		ADDR	ADDR+1	# SFF	•	ADDR+1
LDA	OFC	STA	FDA	EOR	ADC	STA

SUBTRACT LSB'S WITHOUT BORROW SUBTRACT MSB'S WITH BORROW FORM 0 - (ADDR+1) (ADDR) ADDR+1 ADDR+1 ADDR ADDR LDA SBC STA 4. Nine's complement accumulator (that is, replace A with 99-A),

FORM 99-A TEMP 66\$# STA LDA SEC SBC here is no need to bother with the decimal mode, since 99-A is always a valid BCD number if A originally contained a valid BCD number.

Ten's complement accumulator (that is, replace A with 100 – A).

:ENTER DECIMAL MODE :FORM 100-A LEAVE DECIMAL MODE TEMP TEMP STA LUNA SEC SBC CLD

Extend Instructions

1. Extend accumulator to a 16-bit unsigned number in memory locations ADDR and ADDR+1 (MSB in ADDR+1).

18-BIT MOVE FEXTEND TO 16 BITS WITH 0'S ADDR+1 ADDR #0

2. Extend accumulator to a 16-bit signed number in memory locations ADDR and ADDR+1 (MSB in ADDR+1).

MOVE SIGN BIT TO CARRY ;(A) = -SIGN BIT ;SET MSB TO -SIGN BIT 8-BIT MOVE #SFF ADDR+1 ADDR ISFF ASL LDA ADC EOR STA

The result of the calculation is -(-1+SIGN BIT)-1 - -SIGN BIT. That is, (ADDR+1) = 00 if A was positive and FF16 if A was negative. An alternative is

;(X) * -1 + (1 - SIGN BIT) = -SIGN BIT ;SET MSB TO -SIGN BIT8-BIT MOVE ; (x) = -1 ADDR+1 STRSGN ADDR # \$FF ASE BCS INX STX STRSGN

3. Extend bit 0 of accumulator across entire accumulator; that is, (A) = 00 if bit 0 = 0 and FF_{16} if bit 0 = 1.

; (A) = -1 + BIT 0CARRY = BIT 0 ;(A) * -BIT 0 #SFF LSR LDA ADC EOR

As in case 2, the result we want is - I if the specified bit is 1 and 0 if the specified #\$FF, ADC # 0 obviously produces the result -1+Carry. The one's complebit is 0. That is, we want the negative of the original bit value. The sequence LDA ment then gives us the negative of what we had minus 1 (or 1-Carry-1 = -Carry).

4, Sign function. Replace the value in the accumulator by 00 if it is positive and by FF16 if it is negative.

; MOVE SIGN BIT TO CARRY; (A) = -1 + SIGN BIT ; (A) * -SIGN BIT #SFF #SFF ASL LDA ADC EOR 5. Sign function of a memory location. Set accumulator to 00 if memory location ADDR is positive and to FF16 if it is negative.

YES, SET SIGN TO ZERO ; IS (ADDR) POSITIVE? ASSUME NEGATIVE #\$FF ADDR DONE EDX EDA INX TXA DONE

The approach shown in case 4 can also be used.

LOGICAL INSTRUCTIONS

In this group, we consider logical AND, logical OR, logical EXCLUSIVE OR, logical NOT (complement), shift, rotate, and test instructions.

Logical AND Instructions

1. Clear bit of accumulator.

CLEAR BIT BY MASKING

MASK has 0 bits in the positions to be cleared and 1 bits in the positions that are

to be left unchanged. For example,

##11011011 JCLEAR BITS 2 AND 5

Remember, logically ANDing a bit with 1 leaves it unchanged.

2. Bit test-set the flags according to the value of a bit of memory location ADDR.

Bits 0 through 5

#MASK ADDR LDA BIT

TEST BIT OF ADDR

MASK should have a 1 in the position to be tested and 0s everywhere else. The Zero flag will be set to 1 if the bit tested is 0 and to 0 if the bit tested is 1.

Bits 6 or 7

BIT

TEST BITS 6 AND 7 OF ADDR ADDR

hag to bit 6 of ADDR, regardless of the value in the accumulator. Note that the this single instruction sets the Negative flag to bit 7 of ADDR and the Overflow lags are not inverted as the Zero flag is in normal masking.

byte of immediate data with the contents of the status register, clearing those 3. Logical AND immediate with condition codes (flags). Logically AND a hags that are logically ANDed with 0s. This instruction is implemented on the 6809 microprocessor.

CLEAR FLAGS RETURN RESULT TO STATUS MOVE STATUS TO A #MASK PHP PLA AND PHA PCP

Logical OR Instructions

1. Set bit of accumulator.

SET BIT BY MASKING HASK

8

MASK has 1 bits in the positions to be set and 0 bits in the positions that are to be ieli unchanged. For example,

#800010010 ISET BITS 1 AND 4 OR. CHAPTER 2: IMP. .. JENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES

ਹ

Remember, logically ORing a bit with 0 leaves it unchanged.

2. Test memory locations ADDR and ADDR+1 for 0. Set the Zero flag if both bytes are 0.

TEST 16-BIT NUMBER FOR ZERO

The Zero flag is set if and only if both bytes of the 16-bit number are 0. The other lags are also changed.

3. Logical OR immediate with condition codes (flags). Logically OR a byte of immediate data (MASK) with the contents of the status register, setting those flags that are logically ORed with 1s. This instruction is implemented on the 6809 microprocessor.

SET FLAGS RETURN RESULT TO STATUS MOVE STATUS TO A MASK

PLA ORA PHA PLP

Logical EXCLUSIVE OR Instructions

1. Complement bit of accumulator.

COMPLEMENT BIT BY MASKING

MASK has I bits in the positions to be complemented and 0 bits in the positions hat are to be left unchanged. For example,

##11000000 ;COMPLEMENT BITS 6 AND 7

Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.

2. Complement accumulator, setting flags.

#\$11111111 ; COMPLEMENT ACCUMULATOR

Logically EXCLUSIVE ORing the accumulator with all 1s inverts all the bits.

3. Compare memory location ADDR with accumulator bit by bit, setting each bit position that is different,

#BIT-BY-BIT COMPARISON

The EXCLUSIVE OR function is the same as a "not equal" function. Note that he Negative (Sign) flag is 1 if the two operands have different values in bit posi-

4. Add memory location ADDR to accumulator logically (i.c., without any carries between bit positions).

LOGICAL ADDITION ADDR

The EXCLUSIVE OR function is also the same as a bit by bit sum with no carries. Logical sums are often used to form checksums and error-detecting or error-correcting codes.

Logical NOT instructions

1. Complement accumulator, setting flags.

COMPLEMENT ACCUMULATOR SFF Logically EXCLUSIVE ORing with all 1s inverts all the bits.

2. Complement bit of accumulator.

COMPLEMENT BIT BY MASKING #MASK

MASK has 1 bits in the positions to be complemented and 0 bits in the positions that are to be left unchanged. For example,

#801010001 ; COMPLEMENT BITS 0, 4, AND 6

Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.

Complement a memory location.

LDA

COMPLEMENT ADDR 15FF ADDR 4. Complement bit 0 of a memory location.

COMPLEMENT BY INCREMENTING ADDR

COMPLEMENT BY DECREMENTING ADDR 230

Either of these instructions may, of course, affect the other bits in the memory location. The final value of bit 0, however, will surely be 0 if it was originally 1 and I if it was originally 0.

5. Complement digit of accumulator.

· Less significant digit

#\$00001111 ;COMPLEMENT LESS SIGNIFICANT 4 BITS

· More significant digit

#\$11110000 ; COMPLEMENT MORE SIGNIFICANT 4 BITS

6502 ASSEMBLY LANGUAGE SUBROUTINES

tive logic (e.g., the input from a typical ten-position rotary or thumbwheel These procedures are useful if the accumulator contains a decimal digit in negaswitch).

6. Complement Carry flag.

TO BIT 7 OF A	COMPLEMENT ALL OF A	EMENTED CARRY RA
MOVE CARRY	; COMPLEMENT	MOVE COMPL
4	上上少井	4
ROR	EOR	ROL

Other combinations such as ROL, EOR, ROR, or ROR, EOR, ASL will work just as well. We could leave the accumulator intact by saving it in the stack originally and restoring it afterward.

An alternative that does not affect the accumulator is

	CLEAR CARRY IF IT WAS SET		SET CARRY IF IT WAS CLEARED	
SETCAR		DONE		
၁၁ရ	CLC	ည္ထ	SEC	NOP
			SETCAR	DONE

Shift Instructions

1. Shift accumulator right arithmetically, preserving the sign bit.

O CARRY	PRESERVING SIGN
;SAVE ACCUMULATOR ;MOVE SIGN BIT TO CARRY	SHIFT RIGHT, P.
<	۷
TAX ASL TXA	ROR

We need a copy of the sign bit for an arithmetic shift. Of course, we could use a memory location for temporary storage instead of the index register. 2. Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) left logically.

SHIFT LSB LEFT LOGICALLY	MOVE CARRY OVER TO MSI
_	
L ADDR	
ASL	S O

The key point here is that we must shift the more significant byte circularly (i.e., shift and the most significant bit for a left shift) to the Carry. The 8-bit rotate then rotate it). The first 8-bit shift moves one bit (the least significant bit for a right moves that bit from the Carry into the other half of the word.

3. Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) right logically.

MSB RIGHT	VE
SHIFT	; AND
ADDR+1	ADDR
LSR	ROR

4 Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) right	
seithmetically.	

MOVE SIGN BIT TO CARRY		SHIFT MSB RIGHT ARITHMETICALLY	JAND MOVE CARRY OVER TO LSB
ADDR+1	«	ADDR+1	ADDR
LDA	ASL	ROH	ROR

5. Digit shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) left, that is, shift the 16-bit number left 4 bits logically.

;NUMBER OF SHIFTS = 4 ;MOVE LSB TO A ;SHIFT LSB LEFT LOGICALLY ;AND MOVE CARRY OVER TO MSB ;COUNT BITS ;RETURN LSB TO ADDR	shorter but slower version that does not use the accumulator is
#4 ADDR ADGR+1 SHFT1 ADDR	er version
LDX LDA ASL ROL BNE STA	but slow
SHFT1	shorter

	LDX	*	NUMBER OF SHIFTS = 4
SHFT	ASL	ADDR	SHIFT LSB LEFT LOGICALLY
	ROL	ADDR+1	; AND MOVE CARRY OVER TO MSE
	DEX		
	BNE	SHFT	COUNT SHIFTS

6. Digit shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) right; that is, shift the 16-bit number right 4 bits logically.

LDX LDA LSR ROR DEX BNE	ADDR ADDR+1 A SHFT1	; NOMBER OF SHIFTS = 4 ; NOVE LSB TO A ; SHIFT MSB RIGHT LOGICALLY ; AND MOVE CARRY OVER TO LSB ; COUNT SHIFTS
----------------------------------------	------------------------------	----------------------------------------------------------------------------------------------------------------

A shorter but slower version that does not use the accumulator is

NUMBER OF SHIFTS # 4	SHIFT MSB RIGHT LOGICALLY	, AND MOVE CARRY OVER TO LSB		COUNT SHIFTS
*4	ADDR+1	ADDR		SHFT1
YQ'I	LSR	ROR	DEX	BNE
	SHFTI			

7. Normalize memory locations ADDR and ADDR+1 (MSB in ADDR+1); that is, shift the 16-bit number lest until the most significant bit is 1. Do not shift at all if the entire number is 0.

roy	ADDR+1	FEXIT IF NUMBER ALREADY NORMALIZED	NORMALIZE
BMI	DONE		
ORA	ADDR	OR IF ENTIRE NUMBER IS ZERO	ZERO
BEQ	DONE		
LDA	ADDR	MOVE LSB TO A	

94 6502 ASSEMBLY LANGUAGE SUBROUTINES

SHIFT ASL A ;SHIFT LSB LEFT LOGICALLY 1 BIT ROL ADDR+1 ;AND MOVE CARRY OVER TO MSB BPL SHIFT ;CONTINUE UNTIL MSB IS 1 STA ADDR ;RETURN LSB TO ADDR DONE NOP

Rotate Instructions

A rotate through or with Carry acts as if the data were arranged in a circle with its least significant bit connected to its most significant bit through the Carry flag. A rotate without Carry differs in that it acts as if the least significant bit of the data were connected directly to the most significant bit.

1. Rotate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right 1 bit position through Carry.

TOR ADDR+1 ; ROTATE BIT 8 TO CARRY
TOR ADDR ; AND ON IN TO BIT 7

 Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) right 1 bit position without Carry. LDA ADDR ;CAPTURE BIT U IN CARRY
ROR A
ROR ADDR+1 ;ROTATE MSB WITH BIT O ENTERING AT LEFT
ROR ADDR ;ROTATE LSB

3. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) left

1 bit position through Carry.

ROL ADDR ; ROTATE BIT 7 TO CARRY ROL ADDR+1 ; AND ON IN TO BIT 8

4. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) left

1 bit position without Carry.

LDA ADDR+1 ;CAPTURE BIT 15 IN CARRY
ROL A
ROL ADDR ;ROTATE LSB WITH BIT 15 ENTERING AT RIGHT
ROL ADDR+1

Test Instructions

1. Test accumulator. Set flags according to the value in the accumulator with-

out changing that value.

TAX

5

, MOVE AND SET FLAGS

MOVE AND SET FLAGS

The following alternative does not affect either index register.

1 TEST ACCUMULATOR

The instructions AND #\$FF or ORA #0 would also do the job without affecting the Carry (CMP #0 sets the Carry (Iag).

2. Test index register. Set flags according to the value in an index register without changing that value.

CHECK VALUE IN INDEX REGISTER

3. Test memory location. Set flags according to the value in memory location

ADDR without changing that value.

INC ADDR ; CHECK VALUE IN MEMORY LOCATION

INC ADDR CARCA VALUE A

4. Test a pair of memory locations. Set the Zero flag according to the value in memory locations ADDR and ADDR +1.

LDA ADDR ;TEST 16-BIT NUMBER FOR ZERO ORA ADDR+1

This sequence sets the Zero flag to 1 if and only if both bytes of the 16-bit number are 0. This procedure can readily be extended to handle numbers of any length.

5. Test bit of accumulator.

AND HMASK ;TEST BIT BY MASKING

MASK has a 1 bit in the position to be tested and 0 bits elsewhere. The instruction sets the Zero flag to 1 if the tested bit position contains 0 and to 0 if the tested bit position contains 1. For example,

AND #\$00001000 ;TEST BIT 3 BY MASKING

The result is 0 if bit 3 of A is 0 and 00001000 (binary) if bit 3 of A is 1. So the Zero flag ends up containing the logical complement of bit 3.

6. Compare memory location ADDR with accumulator bit by bit. Set each each bit position that is different.

SOR ADDR ; BIT-BY-BIT COMPARISON

The EXCLUSIVE OR function is the same as a "not equal" function.

DATA TRANSFER INSTRUCTIONS

In this group, we consider load, store, move, exchange, clear, and set instruc-

EMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES! CHAPTER 2:

Load Instructions

1. Load accumulator indirect from address in memory locations PGZRO and PGZRO+1

; AVOID INDEXING ; LOAD INDIRECT INDEXED #0 (PGZRO),Y roy

The only instruction that has true indirect addressing is JMP. However, you can produce ordinary indirect addressing by using the postindexed (indirect indexed) addressing mode with index register Y set to 0.

An alternative approach is to clear index register X and use preindexing.

; AVOID INDEXING (PGZRO,X) LDX

The advantage of the first approach is that one can index from the indirect address with Y. For example, we could load addresses POINTL and POINTH indirectly from the address in memory locations PGZRO and PGZRO+1 as follows:

; AVOID INDEXING ; GET LSB OF ADDRESS INDIRECTLY GET MSB OF ADDRESS INDIRECTLY #0 (PGZRO),Y (PGZRO),Y POINTH POINTL STA INY LDA STA LDA

2. Load index register X indirect from address in memory locations PGZRO and PGZRO+1.

JAVOID INDEXING
JUGAD ACCUMULATOR INDIRECT INDEXED #0 (PG2RO),Y LDA

Only the accumulator can be loaded using the indirect modes, but its contents can be transferred easily to an index register. 3. Load index register Y indirect from address in memory locations PGZRO and PGZRO+1.

PAVOID INDEXING
LOAD ACCUMULATOR INDEXED INDIRECT (PGZRO,X) LDA

4. Load stack pointer immediate with the 8-bit number VALUE.

JINITIALIZE STACK POINTER

* VALUE

Only index register X can be transferred to or from the stack pointer.

5. Load stack pointer direct from memory location ADDR.

INITIALIZE STACK POINTER

ADDR

6. Load status register immediate with the 8-bit number VALUE.

GET THE VALUE TRANSFER IT THROUGH STACK #VALUE

This procedure allows the user of a computer system to initialize the status register for debugging or testing purposes.

7. Load status register direct from memory location ADDR.

GET THE INITIAL VALUE TRANSFER IT THROUGH STACK ADDR

8. Load index register from stack.

TRANSFER STACK TO X THROUGH A

If you are restoring values from the stack, you must restore X and Y before A, since there is no direct path from the stack to X or Y.

9. Load memory locations PGZRO and PGZRO+1 (a pointer on page 0) with ADDR (ADDRH more significant byte, ADDRL less significant byte)

INITIALIZE LSB INITIALIZE MSB PG2R0+1 ADDRH

There is no simple way to initialize the indirect addresses that must be saved on page 0.

Store Instructions

1. Store accumulator indirect at address in memory locations PGZRO and PGZRO+1.

AVOID INDEXING STORE INDIRECT INDEXED ;AVOID INDEXING #0 (PGZRO),Y #0 (PG2RO,X) LDY rox STA

2. Store index register X indirect at address in memory locations PGZRO and PGZRO+1.

AVOID INDEXING STORE X INDIRECT INDEXED THROUGH A (PGZRO),Y

3. Store index register Y indirect at address in memory locations PGZRO and

;AVOID INDEXING STORE Y INDEXED INDIRECT THROUGH A (PGZRO, X)

4. Store stack pointer in memory location ADDR.

STORE S THROUGH X ADDR 5. Store status register in memory location ADDR.

STORE P THROUGH STACK AND A ADDR PLA

Store index register in stack.

STORE X (OR Y) IN STACK VIA A

If you are saving values in the stack, you must save A before X or Y, since there is no direct path from X or Y to the stack.

Move Instructions

1. Transfer accumulator to status register.

TRANSFER THROUGH STACK

2. Transfer status register to accumulator.

TRANSFER THROUGH STACK PLA

3. Transfer index register X to index register Y.

TRANSFER THROUGH ACCUMULATOR

or without changing the accumulator

TRANSFER THROUGH MEMORY TEMP Temp STX

4. Transfer accumulator to stack pointer.

JTRANSFER THROUGH X REGISTER

5. Transfer stack pointer to accumulator.

ITRANSFER THROUGH X REGISTER

6. Move the contents of memory locations ADDR and ADDR+1 (MSB in ADDR+1) to the program counter.

C O>

JENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES

CHAPTER 2: 11/4

Note that JMP with indirect addressing loads the program counter with the con-JUMP INDIRECT (ADDR)

lents of memory locations ADDR and ADDR+1; it acts more like LDA with direct addressing than like LDA with indirect (indexed) addressing.

locations SORCE and SORCE+1 (on page 0) to addresses starting at the one in memory locations DEST and DEST+1 (on page 0). Register Y contains the 7. Block move. Transfer data from addresses starting at the one in memory number of bytes to be transferred.

TEST NUMBER OF BYTES
GET A BYTE FROM SOURCE
HOVE TO DESTINATION (SORCE), Y (DEST), Y MOVBYT LDA STA TYA BNE MOVBYT

We assume here that the addresses do not overlap and that the initial value of Y is or greater. Chapter 5 contains a more general block move.

memory locations SORCE and SORCE+1 contain an address one less than the contain an address one less than the lowest address in the destination area. Now The program becomes simpler if we reduce the base addresses by 1. That is, let lowest address in the source area, and let memory locations DEST and DEST+1 we can exit when Y is decremented to 0.

GET A BYTE FROM SOURCE , MOVE BYTE TO DESTINATION COUNT BYTES (SORCE), Y (DEST), Y **JOVBYT** LDA MOVBYT

The 0 index value is never used.

8. Move multiple (fill). Place the contents of the accumulator in memory locations starting at the one in memory locations PGZRO and PGZRO+1.

FILL A BYTE COUNT BYTES (PG2RO), Y FILBYT DEY STA INY DEY BNE FILBYT

Chapter 5 contains a more general version.

Here again we can simplify the program by letting memory locations PGZRO and PGZRO+1 contain an address one less than the lowest address in the area to be filled. The revised program is

FILL A BYTE COUNT BYTES (PGZRO), Y FILBYT STA DEY BNE FILBYT

Exchange Instructions

1. Exchange index registers X and Y.

SAVE X	Y OL X	;SAVE X	:
TEMP	TEMP		
STX	TAX LDY	TXA	PHA

X TO Y Y OL K

Both versions take the same number of bytes (assuming TEMP is on page 0). The second version is slower but reentrant.

2. Exchange memory locations ADDR1 and ADDR2.

ADDR1 ADDR2 ADDR1 ADDR2 Exchange accumulator and top of stack.

;SAVE A ;GET TOP OF STACK ;SAVE TOP OF STACK ;A TO TOP OF STACK TOP OF STACK TO A

Clear Instructions

Clear the accumulator.

The 6502 treats 0 like any other number. There are no special clear instructions.

2. Clear an index register.

LDY ŏ

3. Clear memory location ADDR.

Obviously, we could use X or Y as easily as A.

4. Clear memory locations ADDR and ADDR+1.

ADDR ADDR+1

5. Clear bit of accumulator.

CLEAR BIT BY MASKING #MASK MASK has 0 bits in the positions to be cleared and 1 bits in the positions that are

to be left unchanged. For example,

#\$10111110 ;CLEAR BITS 0 AND 6 OF

Logically ANDing a bit with 1 leaves it unchanged.

Set Instructions

1. Set the accumulator to FF₁₆ (all ones in binary).

\$F.F LDA 2. Set an index register to FF₁₆.

#SFF LDX

5

SFF rox

3. Set the stack pointer to FF16.

SFF LDX The next available location in the stack is at address $01\mathrm{FF}_{16}$.

4. Set a memory location to FF16.

5. Set bit of accumulator.

SET BIT BY MASKING ORA #MASK

MASK has I bits in the positions to be set and 0 bits elsewhere. For example,

ORA # \$10000000 1SET BIT 7 (SIGN BIT)

Logically ORing a bit with 0 leaves it unchanged.

CHAPTER 2 LEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES

6502 ASSEMBLY LANGUAGE SUBROUTINES

BRANCH (JUMP) INSTRUCTIONS

Unconditional Branch Instructions

1. Unconditional branch relative to DEST.

DELIBERATELY CLEAR CARRY	HINCONDITIONAL BRANCH
DELIBERAT	PORCE AN
	DEST
2	S

You can always force an unconditional branch by branching conditionally on a condition that is known to be true. Some obvious alternatives are

#O DEST DEST #1 DEST LDA SEC LDA BEO ö Ö

2. Jump indirect to address at the top of the stack.

tion from the top of the stack. Be careful, however, of the fact that the processor RTS is just an ordinary indirect jump in which the processor obtains the destinaadds I to the address before proceeding. 3. Jump indexed, assuming that the base of the address table is BASE and the index is in memory location INDEX. The addresses are arranged in the usual 6502 manner with the less significant byte first.5

Using indirect addressing:

									·					
	DOUBLE INDEX FOR 2-BYTE ENTRIES		GET LSB OF DESTINATION			GET MSB OF DESTINATION		; JUMP INDIRECT TO DESTINATION			DOUBLE INDEX FOR 2-BYTE ENTRIES		JGET MSB OF DESTINATION	
INDEX	4		BASE, X	INDIR		BASE, X	INDIR+1	(INDIR)	Using the stack:	INDEX	~		BASE+1,X	
LDA	ASL	TAX	LDA	STA	XX	rDA	STA	JMP	· Using	LDA	ASL	TAX	LDA	PHA

JUMP INDIRECT TO DESTINATION OFFSET 1 GET LSB OF DESTINATION

The second approach is faster but less straightforward. Note the following:

- 1. You must store the more significant byte first since the stack is growing toward lower addresses. Thus the bytes end up in their usual order.
- 2. Since RTS adds 1 to the program counter after loading it from the stack, the table entries must all be 1 less than the actual destination addresses for this method to work correctly.
 - 3. Documentation is essential, since this method uses RTS for the rather The mnemonic may confuse the reader, but it obviously does not bother the surprising purpose of transferring control to a subroutine, rather than from it. microprocessor.

Conditional Branch Instructions

1. Branch if zero.

· Branch if accumulator contains zero.

TEST ACCUMULATOR DEST TAX

õ

TEST ACCUMULATOR #0 DEST BEO CMP

Either AND #\$FF or ORA #0 will set the Zero flag if (A) = 0 without affecting the Carry flag (CMP # 0 sets Carry)

· Branch if an index register contains 0.

TEST INDEX REGISTER #0 DEST CPX BEO The instruction TXA or the sequence INX, DEX can be used to test the contents of index register X without affecting the Carry flag (CPX # 0 sets the Carry). TXA, of course, changes the accumulator.

· Branch if a memory location contains 0.

TEST NEMORY LOCATION ADDR ADDR DEST INC DEC BEQ

TEST MEMORY LOCATION ADDR DEST LDA 850 ៦

105

· Branch if a pair of memory locations (ADDR and ADDR+1) both contain

TEST 16-BIT NUMBER FOR ZERO ADDR ADDR+1

· Branch if a bit of the accumulator is zero.

TEST BIT OF ACCUMULATOR #MASK DEST

MASK has a 1 bit in the position to be tested and 0s elsewhere. Note the inversion here; if the bit of the accumulator is a 0, the result is 0 and the Zero flag is set to 1. Special cases are

Bit position 7

MOVE BIT 7 TO CARRY DEST

Bit position 6

MOVE BIT 6 TO NEGATIVE FLAG A DEST

ASL BPL

MOVE BIT 0 TO CARRY Bit position 0 DEST

· Branch if a bit of a memory location is 0.

TEST BIT OF MEMORY HASK ADDR DEST LDA BIT BEQ

MASK has a 1 bit in the position to be tested and 0s elsewhere. Special cases are

Bit position 7

FIEST MEMORY FRANCH ON BIT 7 ADDR DES'I Bit position 6

JIEST MEMORY BRANCH ON BIT 6 ADDR DEST BIT

We can also use the shift instructions to test the bits at the ends, as long as we The BIT instruction sets the Negative slag from bit 7 of the memory location and the Overflow flag from bit 6, regardless of the contents of the accumulator.

can tolerate changes in the memory locations.

Bit position 7

ADDR DEST

Bit position 6

TEST BIT 6 ADDR

Bit position 0

TEST BIT 0 ADDR DEST

. Branch if the Interrupt Disable flag (bit 2 of the status register) is 0.

MOVE STATUS TO A

TEST INTERRUPT DISABLE ; BRANCH IF INTERRUPTS ARE ON # %00000100 DEST

. Branch if the Decimal Mode flag (bit 3 of the status register) is 0.

MOVE STATUS TO A

TEST DECIMAL MODE FLAG BRANCH IF MODE IS BINARY #\$00001000 DEST

2. Branch if not 0.

· Branch if accumulator does not contain 0.

TEST ACCUMULATOR DEST

TEST ACCUMULATOR #0 DEST · Branch if an index register does not contain 0.

TEST INDEX REGISTER †0 DEST · Branch if a memory location does not contain 0.

TEST MEMORY LOCATION ADDR ADDR DEST

5

LDA

JTEST MEMORY LOCATION ADDR DEST · Branch if a pair of memory locations (ADDR and ADDR+1) do not both contain 0.

TEST 16-BIT NUMBER FOR ZERO LDA ORA BNE

ADDR ADDR+1 DEST

. Branch if a bit of the accumulator is 1.

TEST BIT OF ACCUMULATOR

#MASK DEST

MENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES

CHAPTER 2: II.

sion here; if the bit of the accumulator is a 1, the result is not 0 and the Zero flag MASK has a 1 bit in the position to be tested and 0s elsewhere. Note the inveris set to 0. Special cases are

Bit position 7

MOVE BIT 7 TO CARRY AND TEST CARRY MOVE BIT 6 TO SIGN ; AND TEST SIGN A DEST A DEST Bit position 6 ASL

Bit position 0

MOVE BIT 0 TO CARRY AND TEST CARRY A DEST

· Branch if a bit of a memory location is 1.

TEST BIT OF MEMORY #MASK ADDR DEST MASK has a 1 bit in the position to be tested and 0s elsewhere. Special cases are

Bit position 7

TEST BIT 6 OF MEMORY TEST BIT 7 OF MEMORY ADDR DEST Bit position 6 ADDR DEST BIT The BIT instruction sets the Negative flag from bit 7 of the memory location and the Overflow flag from bit 6, regardless of the contents of the accumulator.

We can also use the shift instructions to test the bits at the ends, as long as we can tolerate changes in the memory locations,

Bit position 7

JTEST BIT 7 OF MEMORY

This alternative is slower than BIT by 2 clock cycles, since it must write the result back into memory.

Bit position 6

TEST BIT 6 OF MEMORY ADDR TEST BIT 0 OF MEMORY ADDR DEST

Bit position 0

Branch if the Interrupt Disable flag (bit 2 of the status register) is 1.

#800000100 ;TEST INTERRUPT DISABLE
DEST ;BRANCH IF INTERRUPTS ARE DISABLED MOVE STATUS TO A THROUGH STACK

MOVE STATUS TO A THROUGH STACK · Branch if the Decimal Mode stag (bit 3 of the status register) is 1.

TEST DECIMAL MODE FLAG BRANCH IF MODE IS DECIMAL #\$00001000 DEST

3. Branch if Equal.

· Branch if (A) = VALUE.

COMPARE BY SUBTRACTING *VALUE DEST

• Branch if (X) = VALUE.

COMPARE BY SUBTRACTING VALUE DEST

Two special cases are Branch if (X) = 1 DEST

Branch if (X) = FF₁₆.

DEST INX

· Branch if (A) = (ADDR).

COMPARE BY SUBTRACTING ADDR DEST CMP

• Branch if (X) = (ADDR)

COMPARE BY SUBTRACTING ADDR DEST CPX BEO . Branch if the contents of memory locations PGZRO and PGZRO + 1 equal VAL16 (VAL16L less significant byte, VAL16M more significant byte).

COMPARE MSB'S

JAND LSB'S ONLY IF NECESSARY PGZRO #VAL16L DEST PGZRO+1 #VAL16M DONE LDA CMP LDA CMP CMP NOP

DONE

· Branch if the contents of memory locations PGZRO and PGZRO + 1 equal those of memory locations LIML and LIMH. õ

AND LSB'S ONLY IF NECESSARY COMPARE MSB'S GZRO LIME LDA CMP NOP

flow or underflow, since intervening instructions (for example, a single JSR or Note: Neither of the next two sequences should be used to test for stack over-RTS) could change the stack pointer by more than 1.

· Branch if (S) = VALUE.

CHECK IF STACK IS AT LIMIT #VALUE DEST TSX CPX BEQ

· Branch if (S) = (ADDR)

CHECK IF STACK IS AT LIMIT ADDR DEST TSX CPX BEQ

4. Branch if Not Equal.

Branch if (A) ≠ VALUE.

COMPARE BY SUBTRACTING #VALUE DEST CMP

• Branch if $(X) \neq VALUE$.

COMPARE BY SUBTRACTING #VALUE DEST CPX

Two special cases are

DEST Branch if $(X) \neq 1$.

DEX

BNE

DEST

• Branch if $(X) \neq FF_{16}$.

DEST INX · Branch if (A) ≠ (ADDR)

COMPARE BY SUBTRACTING ADDR DEST

Branch if (X) ≠ (ADDR).

ICOMPARE BY SUBTRACTING ADDR DEST CPX · Branch if the contents of memory locations PGZRO and PGZRO+1 are not equal to VAL16 (VAL16L less significant byte, VAL16M more significant byte).

PGZRO+1 ;COMPARE MSB'S IVAL16M	PGZRO ; AND LSB'S ONLY IF NECESSARY #VAL16L DEST	. Branch if the contents of memory locations PGZRO and PGZRO \pm 1 are not equal to those of memory locations LIML and LIMH.	PGZRO+1 ;COMPARE MSB'S LIMH DEST PGZRO ;COMPARE LSB'S ONLY IF NECESSARY LIML	BNE DEST Note: Neither of the next two sequences should be used to test for stack over- flow or underflow, since intervening instructions (for example, a single JSR or RTS) could change the stack pointer by more than 1.	· Branch if (S) ≠ VALUE.	#VALUE DEST
CMP	LDA	. Brz equal te	LDA CMP BNB LDA CMP	BNE Note flow or RTS) c	· B	TSX CPX BNS

CHECK IF STACK IS AT LIMIT · Branch if contents of accumulator are positive. TEST ACCUMULATOR TEST ACCUMULATOR Branch if (S) ≠ (ADDR). 5. Branch if Positive. ADDR DEST #0 DEST

 Branch if contents of index register X are positive. TEST REGISTER X DEST

· Branch if contents of a memory location are positive. #0 Dest CPX BPL

TEST INDEX REGISTER X

TEST A MEMORY LOCATION ADDR DEST

ADDR DEST

CHAPTER 2. INVLEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODES

· Branch if 16-bit number in memory locations ADDR and ADDR + 1 (MSB in ADDR+1) is positive.

TEST MSB ADDR+1 DEST BPL

Remember that BIT sets the Negative slag from bit 7 of the memory location, regardless of the contents of the accumulator.

6. Branch if Negative.

· Branch if contents of accumulator are negative.

TEST ACCUMULATOR DEST TAX ö

TEST ACCUMULATOR #0 Dest CMP

Branch if contents of index register X are negative. TEST REGISTER X TXA BMI

DEST

ö

TEST INDEX REGISTER X #O DEST CPX BM1

· Branch if contents of a memory location are negative.

TEST A MEMORY LOCATION TEST A MEMORY LOCATION ADDR DEST ADDR DEST LDA BMI BIT

ö

· Branch if 16-bit number in memory locations ADDR and ADDR +1 (MSB in ADDR+1) is negative.

TEST MSB ADDR+1 DEST BMI Remember that BIT sets the Negative flag from bit 7 of the memory location, regardless of the contents of the accumulator.

7. Branch If Greater Than (Signed)

Branch if (A) > VALUE.

COMPARE BY SUBTRACTING	;NO BRANCH IF EQUAL	, DID OVERFLOW OCCUR?	INO, THEN BRANCH ON POSITIVE		;YES, THEN BRANCH ON NEGATIVE	
WALUE	DONE	CHKOPP	DEST	DONE	DEST	
CMP	BEO	BVS	BPC	8M1	BMI	NOP
					CHKOPP	DONE

occur, or if the result is less than zero and overflow did occur. Overflow makes The idea here is to branch if the result is greater than zero and overflow did not the apparent sign the opposite of the real sign.

· Branch if (A) > (ADDR)

YES, THEN BRANCH ON NEGATIVE COMPARE BY SUBTRACTING
NO BRANCH IF EQUAL
DID OVERFLOW OCCUR?
NO, THEN BRANCH ON POSITIVE CHKOPP ADDR DONE DONE DEST CHKOPP DONE

8. Branch if Greater Than or Equal To (Signed)

Branch if (A) ≥ VALUE.

;YES, THEN BRANCH ON NEGATIVE COMPARE BY SUBTRACTING DID OVERFLOW OCCUR? NO, THEN BRANCH ON POSITIVE #VALUE CHKOPP DEST DONE DEST CMP BVS BPL CHKOPP DONE The idea here is to branch if the result is greater than or equal to 0 and overflow did not occur, or if the result is less than 0 and overflow did occur.

Branch if (A) ≥ (ADDR)

YES, THEN BRANCH ON NEGATIVE COMPARE BY SUBTRACTING ;DID OVERFLOW OCCUR? ;NO, THEN BRANCH ON POSITIVE CHKOPP ADDR DEST DONE DEST CHKOPP DONE

9. Branch if Less Than (Signed)

· Branch if (A) < VALUE (signed).

;YES, THEN BRANCH ON POSITIVE DID OVERFLOW OCCUR? COMPARE BY SUBTRACTING #VALUE CHKOPP DEST DONE DEST BVS BPL BPL CHKOPP DONE

The idea here is to branch if the result is negative and overflow did not occur, or if the result is positive but overflow did occur.

· Branch if (A) < (ADDR) (signed).

		IIVE		ITIVE	
ARE BY SUBTRACTING	DID OVERFLOW OCCUR?	THEN BRANCH ON NEGA		1 YES, THEN BRANCH ON POSITIVE	
	CHKOPP ,DID				
CMP	BVS	BMI	BPL	BPL	MOP
				CHKOPP	DONE

1.2 6502 ASSEMBLY LANGUAGE SUBROUTINES

10. Branch if Less Than or Equal (Signed).

· Branch if (A) ≤ VALUE (signed).

			ш		λ	
S			EGATIV		POSITI	
CTI		JR ?	z		Ö	
SUBTRA	EQUAL	JOO MO	RANCH C		YES, THEN BRANCH ON POSITIVE	
ARE BY	CH 1F	OVERFL	THEN B		THEN	
COMP	BRAN	dIG:	,NO, THEN BRANCH ON NEGATIVE		, YES,	
			DEST		DEST	
CMP	BEO	BVS	BMI	BPL	BPL	aUN
					KOPP	42

The idea here is to branch if the result is 0, negative without overflow, or positive with overflow.

• Branch if (A) \leq (ADDR) (signed).

a a constant	CAP BVS BM1 BM1	ADDR DEST CHKOPP DEST DONE	COMPARE BY SUBTRACTING BRANCH IF EQUAL JDID OVERFLOW OCCUR? NO, THEN BRANCH ON NEGATIVE
CDACKE	2	UE31	TES, THEN BRANCE ON POSITIVE
DONE	NOP		

11. Branch if Higher (Unsigned). That is, branch if the unsigned comparison is nonzero and does not require a borrow.

Branch if (A) > VALUE (unsigned).

COMPARE BY SUBTRACTING ON BRANCH IF EQUAL BRANCH IF NO BORROW NEEDED
#VALUE DONE DEST
CMP BEQ BCS NOP
DONE

5

CMP #VALUE+1 ; COMPARE BY SUBTRACTING VALUE + 1 BCS DEST ; BRANCH IF NO BORROW NEEDED It is shorter and somewhat more efficient to simply compare to a number one higher than the actual threshold. Then we can use BCS, which causes a branch if the contents of the accumulator are greater than or equal to VALUE+1 (unsigned).

· Branch if (A) > (ADDR) (unsigned).

Branch if (X) > VALUE (unsigned).

SUBTRACTING VALUE+1	
BY	
JCOMPARE	
#VALUE+1	UESI
CPX	מ מ

Branch if (X) > (ADDR) (unsigned).

COMPARE BY SUBTRACTING	NO BRANCH IF EQUAL	BRANCH IF NO BORROW NEEDED	
ADDR	DONE	DEST	
CPX	BEQ	BCS	NOP
			ONE

• Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are larger (unsigned) than VAL16 (VAL16L less significant byte, VAL16M more significant byte).

rDA	FVAL.16L	GENERATE BORROW BY COMPARING LSB'S	ORROW BY	COMPARING	LSB.
CMP	PGZRO				
Yan	#VAL16M	COMPARE MSB'S WITH BORROW	B'S WITH	BORROW	
SBC	PG2RO+1				
BCC	DEST	; BRANCH IF BORROW GENERATED	BORROW GI	SNERATED	

• Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are larger (unsigned) than the contents of memory locations LIML and LIMH (MSB in LIMH).

LDA	LIMI	GENERATE BORROW BY COMPARING LSI	LSB'S
CMP	PGZRO		
LDA	LIMH	COMPARE MSB'S WITH BORROW	
SBC	PG2R0+1		
BCC	DEST	BRANCH IF BORROW GENERATED	

Branch if (S) > VALUE (unsigned).

	TSX		CHECK IF STACK BEYOND LIMIT
	BEO	#VALUE DONE	4
	BCS	DEST	BRANCH IF NO BORROW NEEDED
DONE	NOP		

ō

+
CHECK IF STACK BEYOND LIMIT COMPARE BY SUBTRACTING VALUE; BRANCH IF NO BORROW NEEDED
#VALUE+1 DEST
TSX CPX BCS

· Branch if (S) > (ADDR) (unsigned).

CHECK IF STACK BEYOND LIMIT	INO BRANCH IF EQUAL	BRANCH IF NO BORROW NEEDED	
	DONE	DEST	
TSX	038	BCS	NOP
			DONE

12. Branch if Not Higher (Unsigned). Branch if the unsigned comparison is 0 or requires a borrow.

Branch if (A) < VALUE (unsigned).

COMPARE BY SUBTRACTING	BRANCH IF BORROW NEEDED	EQUAL
6	ΙĿ	Ή
COMPARE	BRANCH	; BRANCH
*VALUE	DEST	DEST
CMP	BCC	Č 38

If the two values are the same, CMP sets the Carry to indicate that no borrow was necessary.

CAP 5

COMPARE BY SUBTRACTING VALUE BRANCH IF BORROW NEEDED #VALUE+1 DEST

Branch if (A) ≤ (ADDR) (unsigned).

COMPARE BY SUBTRACTING ;BRANCH IF BORROW NEEDED ;BRANCH IF EQUAL ADDR DEST DEST BCC

Branch if (X) ≤ VALUE (unsigned).

BRANCH IF BORROW NEEDED COMPARE BY SUBTRACTING #VALUE DEST DEST

ö

;COMPARE BY SUBTRACTING VALUE + 1;BRANCH IF BORROW NEEDED #VACUE+1 DEST

• Branch if $(X) \leq (ADDR)$ (unsigned).

COMPARE BY SUBTRACTING ;BRANCH IF BORROW NEEDED ;BRANCH IF EQUAL ADDR DEST DEST BCC

· Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are less than or equal to (unsigned) VAL16 (VAL16M more signisteant byte, VAL16L less signisticant byte).

GENERATE BORROW BY COMPARING LSB'S VAL 16L

BRANCH IF NO BORROW GENERATED COMPARE MSB'S WITH BORROW PGZRO #VAL16M PGZRO+1 DEST · Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are less than or equal to (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

GENERATE BORROW BY COMPARING LSB'S LIML PG2RO LIMH

BRANCH IF NO BORROW GENERATED COMPARE MSB'S WITH BORROW PG2RO+1 DEST LDA CMP LDA SBC BCS

Branch if (S) ≤ VALUE (unsigned)

CHECK IF STACK AT OR BELOW LIMIT BRANCH IF BORROW NEEDED BRANCH IF EQUAL #VALUE DEST DEST TSX CPX BCC BEQ

COMPARE BY SUBTRACTING VALUE + 1 #VALUE+1 DEST Ö

(ADDR) (unsigned). · Branch if (S) ≤ CHECK IF STACK AT OR BELOW LIMIT BRANCH IF BORROW NEEDED BRANCH IF EQUAL 13. Branch if Lower (Unsigned). That is, branch if the unsigned comparison requires a borrow

· Branch if (A) < (unsigned)

COMPARE BY SUBTRACTING BRANCH IF BORROW GENERATED VALUE DEST

The Carry flag is set to 0 if the subtraction generales a borrow.

· Branch if (A) < (ADDR) (unsigned).

BRANCH IF BORROW GENERATED COMPARE BY SUBTRACTING ADDR DEST

Branch if (X) < VALUE (unsigned).

BRANCH IF BORROW GENERATED COMPARE BY SUBTRACTING #VALUE DEST

Branch if (X) < (ADDR) (unsigned).

COMPARE BY SUBTRACTING BRANCH IF BORROW GENERATED ADDR DEST

· Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are less than (unsigned) VAL16 (VAL16L less significant byte, VAL16M more significant byte).

GENERATE BORROW BY COMPARING LSB'S BRANCH IF BORROW GENERATED COMPARE MSB'S WITH BORROW VAL16M DEST VAL16L GZ R0+1 roy.

· Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are less than (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

GENERATE BORROW BY COMPARING LSB'S BRANCH IF BORROW GENERATED COMPARE MSB'S WITH BORROW LIML PG2RO+1 PG2 RO LIMH Dest LDA SBC BCC

*LEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODE.

CHAPTER {

· Branch if (S) < VALUE (unsigned).

CHECK IF STACK BELOW LIMIT BRANCH IF BORROW NEEDED #VALUE DEST

· Branch if (S) < (ADDR) (unsigned).

CHECK IF STACK BELOW LIMIT BRANCH IF BORROW NEEDED ADDR DEST

14. Branch if Not Lower (Unsigned). That is, branch if the unsigned comparison does not require a borrow.

· Branch if (A) ≥ VALUE (unsigned).

COMPARE BY SUBTRACTING FERANCH IF NO BORROW GENERATED #VALUE

The Carry stag is set to one if the subtraction does not generate a borrow.

Branch if (A) ≥ (ADDR) (unsigned).

COMPARE BY SUBTRACTING

Branch if (X) ≥ VALUE (unsigned).

COMPARE BY SUBTRACTING PRANCH IF NO BORROW GENERATED #VALUE DEST

• Branch if (X) \geq (ADDR) (unsigned).

JCOMPARE BY SUBTRACTING ADDR DEST · Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are greater than or equal to (unsigned) VAL16 (VAL16L less significant byte, VAL16M more significant byte).

GENERATE BORROW BY COMPARING LSB'S BRANCH IF NO BORROW GENERATED COMPARE MSB'S WITH BORROW PG2RO+1 #VAL16M DEST IVAL16L LDA CNP LDA SBC BCS

· Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1) are greater than or equal to (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

GENERATE BORROW BY COMPARING LSB'S BRANCH IF NO BORROW GENERATED COMPARE MSB'S WITH BORROW PG2RO LIML PG2RO+1 LDA CMP LDA SBC BCS

Branch if (S) ≥ VALUE (unsigned).

CHECK IF STACK AT OR ABOVE LIMIT BRANCH IF NO BORROW NEEDED TSX CPX BCS

Branch if (S) ≥ (ADDR) (unsigned).

CHECK IF STACK AT OR ABOVE LIMIT BRANCH IF NO BORROW NEEDED ADDR DEST TSX CPX BCS

SKIP INSTRUCTIONS

You can implement skip instructions on the 6502 microprocessor by using branch or jump instructions with the proper destination. That destination should be one instruction beyond the one that the processor would execute sequentially microprocessors, because their instructions vary in length and it is difficult to after the branch. Note that skip instructions are awkward to implement on most determine how long a jump is required to skip an instruction.

SUBROUTINE CALL INSTRUCTIONS

Unconditional Call Instructions

You can implement an indirect call on the 6502 microprocessor by calling a rouline that performs an ordinary indirect jump. A RETURN FROM SUBROUTINE (RTS) instruction at the end of the subroutine will then transfer control back to the original calling point. The main program performs

TRANS JSR where TRANS is the subroutine that actually transfers control using a jump instruction. Note that TRANS ends with a jump, not with a return. Typical TRANS routines are:

- To address in memory locations INDIR and INDIR +1 (MSB in INDIR +1). (INDIR) JMP
- · To address in table starting at memory location BASE and using index in memory location INDEX.

; DOUBLE INDEX FOR 2-BYTE ENTRIES	GET LSB OF DESTINATION	GET MSB OF DESTINATION	JUMP INDIRECT TO DESTINATION	DOUBLE INDEX FOR 2-BYTE ENTRIES	GET MSB OF DESTINATION	GET LSB OF DESTINATION; JUMP TO DESTINATION PLUS 1
I NDEX A	BASE, X INDIR	BASE, X INDIR+1	(INDIR)	INDEX A	BASE+1,X	BASE, X
LDA ASL TAX	LDA STA INX	LDA	Q M D	LDA	TAX LOA PHA	LDA PHA RTS

5

In the second approach, the table must contain the actual destination addresses minus 1, since RTS adds 1 to the program counter after loading it from the stack.

Conditional Call Instructions

ing on the opposite condition around the call. For example, you could provide CALL ON CARRY CLEAR with the sequence You can implement a conditional call on the 6502 microprocessor by branch-

BRANCH AROUND IF CARRY SET	CALL IF CARRY CLEAR	
NEXT	SUBR	
BCS	JSR	NOP
		NEXT

RETURN INSTRUCTIONS

Unconditional Return Instructions

top of the stack (plus 1). If the return address is saved elsewhere (i.e., in two The RTS instruction returns control automatically to the address saved at the memory locations), you can return control to it by performing an indirect jump. Note that you must add I to the return address to simulate RTS.

The following sequence pops the return address from the top of the stack, adds I to it, and stores the adjusted value in memory locations RETADR and RETADR+1.

POP USB OF RETURN ADDRESS	D 1 TO LSB			POP MSB OF RETURN ADDRESS	D CARRY TO MSB	
1 POF	; ADC			1 POI	: ADD	
		+ 1	RETADR		0#	RETADR+1
PLA	CIC	ADC	STA	PLA	ADC	STA

A final JMP (RETADR) will now transfer control to the proper place.

Conditional Return Instructions

You can implement conditional returns on the 6502 microprocessor by using instruction. That is, for example, you could provide RETURN ON NOT ZERO the conditional branches (on the opposite condition) to branch around an RTS with the sequence

	BEO	NEXT	BRANCH	AROUND	IF ZERO
	RTS		RETURN ON NOT ZERO	TON NO	ZERO
NEXT	NOP				

Return with Skip Instructions

· Return control to the address at the top of the stack after it has been incremented by an offset NUM. This sequence allows you to transfer control past parameters, data, or other nonexecutable items.

SS					CESSARY				TER TO INDEX REGISTER	ADDRESS BY NUM					CESSARY	
; POP RETURN ADDRESS		INCREMENT BY NUM			WITH CARRY IF NECESSARY		-		MOVE STACK POINTER TO INDEX	INCREMENT RETURN ADDRESS BY					HITH CARRY IF NECESSARY	
		#NUM+1	RETADR		0#	RETADR+1	(RETADR)		-	\$0101,X	•	WON	\$0101,X	DONE	\$0102,X	
PLA	CLC	ADC	STA	PLA	ADC	STA	JMP		TSX	LDA	CEC	ADC	STA	BCC	INC	
								or								1

· Change the return address to RETPT. Assume that the return address is stored currently at the top of the stack. RETPT consists of RETPTH (MSB) and RETPTL (LSB). ALEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODE

CHAPTER 2

#RETPTL \$0101, X #RETPT \$0102, X LEDA STA LEDA STA STA The actual return point is RETPT + 1.

Return from Interrupt Instructions

If the initial portion of the interrupt service routine saves all the registers with the sequence.

SAVE ACCUMULATOR SAVE INDEX REGISTER Y PHA TXA PHA TYA PHA

A standard return sequence is

RESTORE INDEX REGISTER Y RESTORE INDEX REGISTER X RESTORE ACCUMULATOR PLA TAX TAX TAX

MISCELLANEOUS INSTRUCTIONS

In this category, we include push and pop instructions, halt, wait, break, decimal adjust, enabling and disabling of interrupts, translation (table lookup), and other instructions that do not fall into any of the earlier categories.

- 1. Push Instructions.
- Push index register X.

SAVE X IN STACK VIA A

· Push index register Y.

ISAVE Y IN STACK VIA A

Push memory location ADDR.

SAVE MEMORY LOCATION IN STACK ADDR

ADDR could actually be an external priority register or a copy of it.

· Push memory locations ADDR and ADDR+1 (ADDR+1 most signifi-

SAVE 16-BIT NUMBER IN STACK ADDR+1

ADDR

Since the stack is growing toward lower addresses, the 16-bit number ends up stored in its usual 6502 form.

2. Pop (pull) instructions.

· Pop index register X.

RESTORE X FROM STACK VIA A PLA TAX

· Pop index register Y.

PLA TAY

RESTORE Y FROM STACK VIA A

· Pop memory location ADDR.

RESTORE MEMORY LOCATION FROM STACK

ADDR PLA STA ADDR could actually be an external priority register or a copy of it.

· Pop memory locations ADDR and ADDR+1 (ADDR+1 most significant byte).

RESTORE 16-BIT NUMBER FROM STACK

ADDR+1 ADDR PLA STA PLA STA We assume that the 16-bit number is stored in the usual 6502 form with the less significant byte at the lower address.

Wait Instructions

The simplest way to implement a wait on the 6502 microprocessor is to use an endless loop such as:

HERE JMP HERE The processor will continue executing the instruction until it is interrupted and will resume executing it after the interrupt service routine returns control. Of course, maskable interrupts must have been enabled or the processor will

execute the loop endlessly. The nonmaskable interrupt can interrupt the processor at any time.

Another alternative is a sequence that waits for a high-to-low transition on the Set Overflow input. Such a transition sets the Overflow (V) flag. So the required sequence is

QUELING 13

CLV ;CLEAR THE OVERFLOW FLAG
WAIT BVC WAIT ;AND WAIT FOR A TRANSITION TO SET IT

This sequence is essentially a "Wait for Input Transition" instruction.

Adjust Instructions

i. Branch if accumulator does not contain a valid decimal (BCD) number.

; SAVE ACCUMULATOR	; ENTER DECIMAL MODE	; ADD 0 IN DECIMAL MODE		LEAVE DECIMAL MODE
TEMP			Q#	
STA	SED	CIC	A DC	CFD

2. Decimal increment accumulator (add 1 to A in decimal).

L MODE			L MODE
ENTER DECIMAL MODE		DECIMA	LEAVE DECIMAL
ENTER	1	; ADD I	; LEAVE
		*	
SED	CLC	ADC	CLD

3. Decimal decrement accumulator (subtract I from A in decimal).

SENTER DECIMAL MODE	SUBTRACT 1 DECIMAL LEAVE DECIMAL	
	1	
SED	SEC SBC CLD	

4. Enter decimal mode but save the old Decimal Mode flag.

JSAVE OLD DECIMAL MODE	; ENTER DECIMAL MODE
ьнь	250

FLAG

A final PLP instruction will restore the old value of the Decimal Mode flag (and the rest of the status register as well).

5. Enter binary mode but save the old Decimal Mode flag.

OLD DEC	; ENTER BINARY MODE
PHP	CLD

A final PLP instruction will restore the old value of the Decimal Mode flag (and the rest of the status register as well).

Enable and Disable Interrupt Instructions

1. Enable interrupts but save previous value of 1 flag.

PHP ;SAVE OLD I FLAG CLI ;ENABLE INTERRUPTS After a sequence that must run with interrupts enabled, a PLP instruction will restore the previous state of the interrupt system (and the rest of the status register as well).

2. Disable interrupts but save previous value of I flag.

; SAVE OLD I FLAG

After a sequence that must run with interrupts disabled, a PLP instruction will restore the previous state of the interrupt system (and the rest of the status register as well).

Translate Instructions

1. Translate the operand in A to a value obtained from the corresponding entry in a table starting at the address in memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1).

LDA (PGZRO),Y ;REPLACE OPERAND WITH TABLE ENTRY

This procedure can be used to convert data from one code to another.

2. Translate the operand in A to a 16-bit value obtained from the corresponding entry in a table starting at the address in memory locations PGZRO and PGZRO+1 (MSB in PGZRO+1). Store the entry in memory locations TEMPL and TEMPH (MSB in TEMPH).

ASL A ;DOUBLE INDEX FOR 2-BYTE ENTRIES
TAY
LDA (PGZRO),Y ;GET LSB OF ENTRY
STA TEMPL
INY
LDA (PGZRO),Y ;GET MSB OF ENTRY
STA TEMPH

ADDITIONAL ADDRESSING MODES

. Indirect Addressing. You can provide indirect addressing on the 6502 processor (for addresses on page 0) by using the postindexed (indirect indexed)

CHAPTER

(because you cannot index from the indirect address) is to use preindexing addressing is available only for the JMP instruction. Note that with JMP, the addressing mode with register Y set to 0. A somewhat less powerful alternative indexed indirect addressing) with register X set to 0. Otherwise, indirect indirect address may be located anywhere in memory; it is not restricted to page 0.

Examples

1. Load the accumulator indirectly from the address in memory locations PGZRO and PGZRO+1.

;SET INDEX TO ZERO #0 (PG2RC),Y b. Store the accumulator indirectly at the address in memory locations PGZRO and PGZRO+1.

SET INDEX TO ZERO ;STORE INDIRECT INDEXED #0 (PGZRO),Y

In the case of instructions that lack the indirect indexed mode (such as ASL, DEC, INC, LSR, ROL, ROR), you must move the data to the accumulator, operate on it there, and then store it back in memory.

3. Increment the data at the address in memory locations PGZRO and PGZRO+1.

INCREMENT THE DATA SET INDEX TO ZERO #0 (PG2RO),Y #1 (PGZRO),Y

4. Logically shift right the data at the address in memory locations PGZRO and PGZRO+1.

SHIFT IT RIGHT SET INDEX TO ZERO (PG2RO), Y (PGZRO), Y LDA LSR STA

5. Clear the address in memory locations PGZRO and PGZRO+1.

DATA = ZERO
CLEAR THE INDIRECT ADDRESS SET INDEX TO ZERO (PGZRO), Y The only way to provide indirect addressing for other pages is to move the indirect address to page 0 first.

6. Clear the address in memory locations INDIR and INDIR+1 (not on

T.D.A	TADIR	*MOVE INDIRECT ADDRESS TO PAGE ZERO
2	*****	CONTRACT CONTRACT CONTRACT
STA	PGZRO	
LDA	INDIR+1	
STA	PG2R0+1	
ΓDΫ	0#	SET INDEX TO ZERO
TYA		; DATA = ZERO
STA	(PGZRO), Y	CLEAR THE INDIRECT ADDRESS

· Indexed Addressing. Indexed addressing is available for most instructions in the 6502 set. We will discuss briefly the handling of the few for which it is not available and we will then discuss the handling of indexes that are larger than 256.

ndexing is available for STX and STY. We can overcome these limitations as No indexing is available for BIT, CPX, CPY, JMP, and JSR. Only page 0 follows:

1. BIT

BIT indexed can be simulated by saving the accumulator, using AND, and estoring the accumulator. You should note that restoring the accumulator with LDA, PHA, TXA, or TYA will affect the Zero and Negative flags. A typical sequence without restoring the accumulator is:

SAVE A LOGICAL AND INDEXED BASE, X AND

The Zero flag is set as if an indexed BIT had been executed and the contents of A are available at the top of the stack.

2. CPX or CPY

CPX or CPY indexed can be simulated by moving the index register to A and using CMP. That is, CPX indexed with Y can be simulated by the sequence:

HOVE X TO A THEN COMPARE INDEXED BASE, Y TXA

JMP indexed can be simulated by calculating the required indexed address, storing it in memory, and using either JMP indirect or RTS to transfer control. The sequences are:

	DOUBLE INDEX FOR 2-BYTE ENTRIES		GET LSB OF DESTINATION			GET MSB OF DESTINATION		JUMP INDIRECT TO DESTINATION
INDEX	4		BASE, X	INDIR		BASE, X	INDIR+1	(INDIR)
LDA	ASL	TAX	LDA	STA	INX	LDA	STA	JMP

LEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODE

CHAPTER 2

ö

	DOUBLE INDEX FOR 2-BYTE ENTRIES		GET MSB OF DESTINATION		GET LSB OF DESTINATION		JUMP INDIRECT TO DESTINATION OFFSET 1
INDEX	A , DOL		BASE+1,X ;GET		BASE, X ;GET		MUL:
LDA	ASL	TAX	LDA	PHA	LDA	PHA	RTS

The second approach requires that the table contain entries that are all 1 less than the actual destinations, since RTS adds 1 to the program counter after restoring it from the stack.

indexed as shown above. The ultimate return address remains at the top of the stack and a final RTS instruction will transfer control back to the original calling JSR indexed can be simulated by calling a transfer program that executes JMP program. That is, the main program contains:

TRANS JSR

TRANS performs an indexed jump and thus transfers control to the actual subroutine.

5. STX or STY

STX or STY indexed can be simulated by moving the index register to A and using STA. That is, we can simulate STX indexed with Y by using the sequence:

MOVE X TO A	Y THEN STORE INDEXED
	BASE, Y
IXA	STA

BASE can be anywhere in memory, not just on page 0.

tion on the more significant bytes and using the indirect indexed addressing and the index is in memory locations INDEX and INDEX+1, the following We can handle indexes that are larger than 256 by performing an explicit addisequence will place the corrected base address in memory locations TEMP and mode. That is, if the base address is in memory locations PGZRO and PGZRO + I TEMP+1 (on page 0).

Z Z	PG2RO	SIMPLY MOVE	S
STA	TEMP	-	
LDA	PGZ RO+1	ADD MSB'S	
272		-	
ADC	INDEX+1		
STA	TEMP+1		

TEMP and TEMP + 1 now contain a base address that can be used (in conjunction with INDEX) in the indirect indexed mode.

Examples

1. Load accumulator indexed.

JGET LSB OF INDEX	LOAD A INDIRECT INDEXED
INDEX	(TEMP), Y
ĽDĂ	LDA

2. Store accumulator indexed, assuming that we have saved A at the top of the

		INDEX
INDEX	; RESTORE A	DIRECT
Ö	4	Ħ
LSB	ORE	EA
; GET	RESI	STOR
INDEX		(TEMP), Y
LDY	PLA	STA

· Autopreincrementing. Autopreincrementing means that the contents of the ndex register are incremented automatically before they are used. You can provide autopreincrementing on the 6502 processor either by using INX or INY on an index register or by using the 16-bit methods to increment a base address in memory.

Examples

· Load the accumulator from address BASE using autopreincrementing on index register X.

XXI	JAUTOPREINCREMENT	×
rDA	BASE, X	

We assume that the array contains fewer than 256 elements.

· Load the accumulator from the address in memory locations PGZRO and PGZRO + 1 using autopreincrementing on the contents of memory locations INDEX and INDEX + 1.

	INC	INDEX	, AUTOPREINCREMENT INDEX
	BNE	DONE	
	INC	INDEX+1	WITH CARRY IF NECESSARY
DONE	LDA	PGZRO	MOVE LSB
	STA	TEMP	
	rov	PG2 RO+1	ADD MSB'S
	CEC		
	ADC	INDEX+1	
	STA	TEMP+1	
	FDX	INDEX	GET LSB OF INDEX
	LDA	(TEMP), Y	LOAD ACCUMULATOR

If you must autoincrement by 2 (as in handling arrays of addresses) use the sedneuce

AUTOINCREMENT INDEA DI 4					RY TO MSB IF NECESSARY	
INDEX		#2	INDEX	DONE	INDEX+1 ;CARRY	
FDA	CLC	ADC	STA	BCC	INC	NOP
						DONE

vide autopreincrementing on the 6502 processor either by using INX or INY on an index register or by using the 16-bit methods to increment an index in · Autopostincrementing. Autopostincrementing means that the contents of the index register are incremented automatically after they are used. You can promemory.

Examples

· Load the accumulator from address BASE using autopostincrementing on index register Y.

; AUTOPOSTINCREMENT Y BASE, Y LDA · Load the accumulator from the address in memory locations PGZRO and PGZRO + 1 using autopostincrementing on the contents of memory locations INDEX and INDEX + 1.

ASE		BASE AND INDEX				DEX	TOR	MENT INDEX		NECESSARY	
, MOVE LSB OF BASE		; ADD MSB'S OF BASE AND INDEX				GET LSB OF IN	LOAD ACCUMULAT	; AUTOPOSTINCREMENT		WITH CARRY IF NECESSARY	
PGZRO	TEMP	PG2RO+1		INDEX+1	TEMP+1	INDEX	(TEMP), Y	INDEX	DONE	INDEX+1	
LDA	STA	LDA	CLC	ADC	STA	rDX	rpy	INC	BNE	INC	1 4

· Autopredecrementing. Autopredecrementing means that the contents of the index register are decremented automatically before they are used. You can provide autopredecrementing on the 6502 processor either by using DEX or DEY on an index register or by using the 16-bit methods to decrement a base address or index in memory.

Examples

· Load the accumulator from address BASE using autopredecrementing on index register X.

AUTOPREDECREMENT X BASE, X DEX LDA We assume that the array contains fewer than 256 elements.

· Load the accumulator from the address in memory locations PGZRO and PGZRO + 1 using autopredecrementing on the contents of memory locations INDEX and INDEX + 1.

	* * * * * * * * * * * * * * * * * * * *	NECESSARY				INDEX					
; AUTOPREDECREMENT INDEX		BORROWING FROM MSB IF NECESSARY	,	MOVE LSB OF BASE		ADD MSB'S OF BASE AND INDEX				GET LSB OF INDEX	D ACCUMULATOR
			INDEX		TEMP	PGZRO+1 ; ADD		INDEX+1		••	_
rda	BNE	DEC	DECLSB DEC	ray	STA	CDA	CLC	ADC	STA	rox	LDA

If you must autodecrement by 2 (as in handling arrays of addresses), use the

7					NECESSARY	
Ď					ΙŁ	
INDEX					MSB IF	
ENT					FROM	
; AUTODECKEMENT INDEX BI					BORROWING FROM !	
INDEX		24	INDEX	DONE	INDEX+1	
LDA	SEC	SBC	STA	BCS	DEC	NOP
						DONE

the index register are decremented automatically after they are used. You can provide autopostdecrementing on the 6502 processor by using either DEX or · Autopostdecrementing. Autopostdecrementing means that the contents of DEY on an index register or by using the 16-bit methods to decrement an index in memory.

Examples

· Load the accumulator from address BASE using autopostdecrementing on index register Y.

, AUTOPOSTDECREMENT Y BASE, Y LDA DEY · Load the accumulator from the address in memory locations PGZRO and PGZRO + 1 using autopostdecrementing on the contents of memory locations INDEX and INDEX + 1.

HOVE LSB OF BASE		ADD MSB'S OF BASE AND INDEX				SET LSB OF INDEX		AUTOPOSTDECREMENT INDEX		IBORROWING FROM MSB IF NECESSARY	
PGZ RO 11				INDEX+1			•	0#			INDEX
LDA	STA	LDA	CLC	ADC	STA	rox	LDA	CPY	BNE	DEC	DEC
											DECLSB

CHAPTER $2^{(n,n)}$ LEMENTING ADDITIONAL INSTRUCTIONS AND ADDRESSING MODE \S

· Indexed indirect addressing (preindexing). The 6502 processor provides preindexing for many instructions. We can simulate preindexing for the instructions that lack it by moving the data to the accumulator using preindexing, operating on it, and (if necessary) storing the result back into memory using preindexing.

Examples

1. Rotate right the data at the preindexed address obtained by indexing with X from base address PGZRO,

GET THE DATA; ROTATE DATA RIGHT; STORE RESULT BACK IN MEMORY (PG2RO, X) (PGZRO, X) ROR

2. Clear the preindexed address obtained by indexing with X from base address PGZRO.

;DATA = ZERO ;CLEAR PREINDEXED ADDRESS #0 (PGZRO,X) LDA

Note that if the calculation of an effective address in preindexing produces a result too large for eight bits, the excess is truncated and no error warning occurs. That is, the processor provides an automatic wraparound on page 0. · Indirect indexed addressing (postludexing). The 6502 processor provides postindexing for many instructions. We can simulate postindexing for the instructions that lack it by moving the data to the accumulator using postindexing, operating on it, and (if necessary) storing the result back into memory using postindexing.

Examples

1. Decrement the data at the address in memory locations PGZRO and PGZRO+1 using Y as an index.

DECREMENT DATA BY 1 STORE RESULT BACK IN MEMORY GET THE DATA (PGZRO), Y (PG2RO), Y LDA

2. Rotate lest the data at the address in memory locations PGZRO and PGZRO+1 using Y as an index.

GET THE DATA
PROTATE DATA LEPT
STORE RESULT BACK IN MEMORY (PGZRO), Y (PGZRO),Y

REFERENCES

- 1. Osborne, A. An Introduction to Microcomputers, Volume 1: Basic Concepts, 2nd ed. Berkeley: Osborne/McGraw-Hill, 1980.
- 2. Leventhal, L.A. 6800 Assembly Language Programming. Berkeley: Osborne/ McGraw-Hill, 1978.
- 3. Leventhal, L.A. 6809 Assembly Language Programming. Berkeley: Osborne/ McGraw-Hill, 1981.
- 4. Fischer, W.P. "Microprocessor Assembly Language Draft Slandard," IEEE Computer, December 1979, pp. 96-109.
- 5. Scanlon, L.J. 6502 Software Design, Howard W. Sams, Indianapolis, Ind., 1980, pp. 111-13.

Chapter 3 Common Programming Errors

This chapter describes common errors in 6502 assembly language programs. The final section describes common errors in input/output drivers and interrupt service routines. Our aims here are the following:

- · To warn programmers of potential trouble spots and sources of confusion.
- · To indicate likely causes of programming errors.
- To emphasize some of the techniques and warnings presented in Chapters 1
 2.
- To inform maintenance programmers where to look for errors and misinterpretations.
- $\boldsymbol{\cdot}$ To provide the beginner with a starting point in the difficult process of locating and correcting errors.

Of course, no list of errors can be complete. We have emphasized the most common ones in our work, but we have not attempted to describe the rare, subtle, or occasional errors that frustrate even the experienced programmer. However, most errors are remarkably simple once you uncover them and this list should help you debug most programs.

CATEGORIZATION OF PROGRAMMING ERRORS

We may generally divide common 6502 programming errors into the following categories:

· Using the Carry improperly. Typical errors include forgetting to clear the Carry before addition or set it before subtraction, and interpreting it incorrectly after comparisons (it acts as an inverted borrow).

· Confusing addresses and data. Typical errors include using immediate instead of direct addressing, or vice versa, and confusing memory locations on page 0 with the addresses accessed indirectly through those locations.

· Using the wrong formats. Typical errors include using BCD (decimal) instead of binary, or vice versa, and using binary or hexadecimal instead of ASCII.

· Handling arrays incorrectly. Typical problems include accidentally overrunning the array at one end or the other (often by 1) and ignoring page boundaries when the array exceeds 256 bytes in length.

• Ignoring implicit effects. Typical crrors include using the contents of the accumulator, index register, stack pointer, flags, or page 0 locations without considering the effects of intermediate instructions on these contents. Most errors arise from instructions that have unexpected, implicit, or indirect effects.

Failing to provide proper initial conditions for routines or for the microcomputer as a whole. Most routines require the initialization of counters, indirect addresses, indexes, registers, flags, and temporary storage locations. The microcomputer as a whole requires the initialization of the Interrupt Disable and Decimal Mode flags and all global RAM addresses (note particularly indirect addresses and other temporary storage on page 0).

· Organizing the program incorrectly. Typical errors include skipping or repeating initialization routines, failing to update indexes, counters, or indirect addresses, and forgetting to save intermediate or final results.

A common source of errors, one that is beyond the scope of our discussion, is conflict between user programs and systems programs. A simple example is a user program that saves results in temporary storage locations that operating systems or utility programs need for their own purposes. The results thus disappear mysteriously even though a detailed trace of the user program does not reveal any errors.

More complex sources of conflict may include the interrupt system, input/output ports, the stack, or the flags. After all, the systems programs must employ the same resources as the user programs. (Systems programs generally attempt to save and restore the user's environment, but they often have subtle or unexpected effects.) Making an operating system transparent to the user is a problem comparable to devising a set of regulations, laws, or tax codes that have no loopholes or side effects.

USING THE CARRY IMPROPERLY

The following instructions and conventions are the most common sources of

• CMP, CPX, and CPY affect the Carry as if it were an inverted borrow, that is, they set the Carry if the subtraction of the memory location from the register did not require a borrow, and they clear the Carry if it did. Thus, Carry = 1 if no borrow was necessary and Carry = 0 if a borrow was required. This is contrary to the sense of the Carry in most other microprocessors (the 6800, 6809, 8080, 8085, or Z-80).

• SBC subtracts the inverted Carry flag from the normal subtraction of the memory location from the accumulator. That is, it produces the result (A) — (M) — (1 — Carry). If you do not want the Carry flag to affect the result, you must set it with SEC. Like comparisons, SBC affects the Carry as if it were an inverted borrow; Carry = 0 if the subtraction requires a borrow and I if it does not

• ADC always includes the Carry in the addition. This produces the result (A) = (A) + (M) + Carry. If you do not want the Carry flag to affect the result, you must clear it with CLC. Note that the Carry has its normal meaning after ADC.

Examples

1. CMP ADDR

This instruction sets the flags as if the contents of memory location ADDR had been subtracted from the accumulator. The Carry flag is set if the subtraction does not require a borrow and cleared if it does. Thus

Carry = 1 if (A) \geq (ADDR) Carry = 0 if (A) < (ADDR) We are assuming that both numbers are unsigned. Note that the Carry is set (10 1) if the numbers are equal.

2. SBC #VALUE

This instruction subtracts VALUE and 1—Carry from the accumulator. It sets the flags just like a comparison. To subtract VALUE alone from the accumulator, you must use the sequence

SEC ;SET INVERTED BORROW SBC #VALUE ;SUBTRACT VALUE

This sequence produces the result (A) = (A) - VALUE. If VALUE = 1, the sequence is equivalent to a Decrement Accumulator instruction (remember, DEC cannot be applied to A).

3. ADC #VALUE

This instruction adds VALUE and Carry to the accumulator. To add VALUE alone to the accumulator, you must use the sequence

CLEAR CARRY ADD VALUE #VA LUE CIC ADC

This sequence produces the result (A) = (A) + VALUE. If VALUE = 1, the sequence is equivalent to an Increment Accumulator instruction (remember, INC cannot be applied to A).

USING THE OTHER FLAGS INCORRECTLY

Instructions for the 6502 generally have expected effects on the flags. The only special case is BIT. Situations that require some care include the following:

- · Store instructions (STA, STX, and STY) do not affect the flags, so the flags do not necessarily reflect the value that was just stored. You may need to test the register by transferring it to another register or comparing it with 0. Note that load instructions (including PHA) and transfer instructions (excluding TXS) affect the Zero and Negative flags.
- · After a comparison (CMP, CPX, or CPY), the Zero flag indicates whether the operands are equal. The Zero flag is set if the operands are equal and cleared if they are not. There is some potential confusion here - BEQ means branch if the result is equal to 0; that is, branch if the Zero flag is 1. Be careful of the difference between the result being 0 and the Zero slag being 0. These two conditions are opposites; the Zero flag is 0 if the result is not 0.
- · In comparing unsigned numbers, the Carry flag indicates which number is larger. CMP, CPX, or CPY clears the Carry if the register's contents are greater than or equal to the other operand and sets the Carry if the register's contents are less. Note that comparing equal operands sets the Carry. If these afternatives (greater than or equal and less than) are not what you need (you want the alternalives to be greater than and less than or equal), you can reverse the subtraction, subtract 1 from the accumulator, or add 1 to the other operand.
- · In comparing signed numbers, the Negative flag indicates which operand is larger unless two's complement overflow has occurred. We must first look at the Overflow flag. If that flag is 0, the Negative flag indicates which operand is larger; if that flag is 1, the sense of the Negative slag is inverted.

After a comparison (if no overflow occurs), the Negative flag is set if the register's contents are less than the other operand, and cleared if the register's

contents are greater than or equal to the other operand. Note that comparing equal operands clears the Negative flag. As with the Carry, you can handle the equality case in the opposite way by adjusting either operand or by reversing the CHAPTER 3. COMMON PROGRAMMING ERRO, subtraction. · If a condition holds and you wish the computer to do something, a common procedure is to branch around a section of the program on the opposite condition. or example, to increment memory location OVFLW if the Carry is 1, use the seduence

NEXT OVFLW BCC NEXT The branch condition is the opposite of the condition under which the section should be executed.

- ' Increment and decrement instructions do not affect the Carry flag. This allows the instructions to be used for counting in loops that perform multiplebyte arithmetic (the Carry is needed to transfer carries or borrows between bytes). Increment and decrement instructions do, however, affect the Zero and Vegative flags; you can use the effect on the Zero flag to determine whether an ncrement has produced a carry. Note the following typical sequences:
- 1. 16-bit increment of memory locations INDEX and INDEX+1 (MSB in NDEX+1

JAND CARRY TO MSB IF NECESSARY ; INCREMENT LSB DONE INDEX+1 We determine if a carry has been generated by examining the Zero flag after ncrementing the less significant byte.

2. 16-bit decrement of memory locations INDEX and INDEX+1 (MSB in NDEX+1)

BORROW FROM MSB IF NECESSARY DECREMENT MSB CHECK LSB INDEX+1 INDEX BNE DECLSB We determine if a borrow will be generated by examining the less significant byte before decrementing it. The BIT instruction has rather unusual effects on the flags. It places bit 6 of he memory location in the Overflow flag and bit 7 in the Negative flag, regardless of the value in the accumulator. Thus, only the Zero flag actually reflects the ogical ANDing of the accumulator and the memory location.

· Only a few instructions affect the Carry or Overflow flags. The instructions that affect Carry are arithmetic (ADC, SBC), comparisons (CMP, CPX, and CPY), and shifts (ASL, LSR, ROL, and ROR), besides the obvious CLC and SEC. The only instructions that affect Overflow are ADC, BIT, CLV, and SBC; comparison and shift instructions do not affect the Overflow flag, unlike the situation in the closely related 6800 and 6809 microprocessors.

E.vamples

1. The sequence

STA \$1700 BEO DONE will have unpredictable results, since STA does not affect any flags. Sequences that will produce a jump if the value stored is 0 are

ы

STA \$1700 ;TEST ACCUMULATOR BEQ DONE

2. The instruction CMP #\$25 sets the Zero flag as follows:

Zero - 1 if the contents of A are 25₁₆ Zero - 0 if the contents of A are not 25₁₆ Thus, if you want to increment memory location COUNT, if (A) = 25_{16} , use the sequence

		INCREMENT COUNT	
11S A 257		YES, INC.	•
31:		: X	
#\$25	DONE	COUNT	
CMP	BNE	INC	NOP
			ONE

Note that we use BNE to branch around the increment if the condition (A = 25,6) does not hold. It is obviously easy to err by inverting the branch condition.

3. The instruction CPX #\$25 sets the Carry flag as follows:

Carry - 0 if the contents of X are between 00 and 2416

Carry - 1 if the contents of X are between 2518 and FF18

Thus, the Carry flag is cleared if X contains an unsigned number less than the other operand and set if X contains an unsigned number greater than or equal to the other operand.

If you want to clear the Carry if the X register contains 25₁₆, use CPX #\$26 instead of CPX #\$25. That is, we have

CPX #\$25 BCC LESS ;BRANCH IF (X) LESS THAN

ŏ

CPX #\$26 BCC LESSEQ ;BRANCH IF (X) 25 OR LESS 4. The sequence SEC, SBC #\$40 sets the Negative (Sign) flag as follows:

Negative = 0 if A is between 40_{16} and $7F_{16}$ (normal signed arithmetic) or if A is between 80_{16} and $C0_{16}$ (because of two's complement overflow)

Negative = 1 if A is between 00_{16} and $3F_{16}$ or between $C1_{16}$ and FF_{16} (normal signed arithmetic)

Two's complement overflow occurs if A contains a number between 80_{16} (-128₁₀ in two's complement) and $C0_{16}$ (-64₁₀ in two's complement). Then subtracting 40_{16} (64₁₀) produces a result less than -128₁₀, which is beyond the range of an 8-bit signed number. The setting of the Overflow flag indicates this out-of-range condition.

The following sequence will thus produce a branch if A contains a signed number less than $40_{\rm kc}$.

SEC #\$40 ;SUBTRACT 40 HEX
BVS DEST ;BRANCH IF OVERFLOW IS SET
BMI DEST ;OR IF DIFFERENCE IS NEGATIVE

Note that we cannot use CMP here, since it does not affect the Overflow flag. We could, however, use the sequence

CMP #0 ;BRANCH IF A IS NEGATIVE
BM1 DEST
CMP #\$40 ;OR IF A IS POSITIVE BUT BELOW 40 HEX
BCC DEST

We eliminate the possibility of overflow by handling negative numbers separately.

5. The sequence

INC ADDR BCS NXTPG will have unpredictable results, since INC does not affect the Carry flag. A sequence that will produce a jump, if the result of the increment is 00 (thus implying the production of a carry), is illustrated below.

CHAPTER 3: COMMON PROGRAMMING ERRORE

NXTPG INC We can tell when an increment has produced a carry, but we cannot tell when a decrement has required a borrow since the result then is FF₁₆, not 0. Thus, it is much simpler to increment a multibyte number than to decrement it.

6. The sequence

ADDR DEST

produces a branch if bit 6 of ADDR is 1. The contents of the accumulator do not affect it. Similarly, the sequence

produces a branch if bit 7 of ADDR is 0. The contents of the accumulator do not affect it. The only common sequence with BIT in which the accumulator matters

#MASK ADDR LDA

This sequence sets the Zero flag if logically ANDing MASK and the contents of ADDR produces a result of 0. A typical example using the Zero flag is

4 100010000 LDA BIT BNE

BRANCH IF BIT 4 OF ADDR IS 1 ADDR Dest This sequence forces a branch if the result of the logical AND is nonzero, that is, if bit 4 of ADDR is 1.

cause confusion. These effects do, however, create documentation problems since the approach is unique and those unfamiliar with the 6502 cannot be The effects of BIT on the Overflow and Negative flags do not generally cause programming errors since there are no standard, widely used effects that might expected to guess what is happening.

7. The sequence

#VALUE DEST

produces unpredictable results, since CMP does not affect the Overflow flag. instead, to produce a branch if the subtraction results in two's complement overllow, use the sequence

SET INVERTED BORROW

SUBTRACT VALUE IVALUE

CONFUSING ADDRESSES AND DATA

The rules to remember are

- · The immediate addressing mode requires the actual data as an operand. That is, LDA #\$40 loads the accumulator with the number 4016.
- . The absolute and zero page (direct) addressing modes require the address of the data as an operand. That is, LDA \$40 loads the accumulator with the contents of memory location 004016.
- tionally say that the instruction uses absolute addressing. Similarly, the instrucindirect (preindexed) mode is rarely used and is seldom a cause of errors. The instructions use addresses as if they were data. The assumption is that one could not transfer control to a number, so a jump with immediate addressing would be meaningless. However, the instruction JMP \$1C80 loads IC8016 into the program counter, just like a load with immediate addressing, even though we convention JMP (ADDR) toads the program counter with the address from memory locations ADDR and ADDR+1; it thus acts like a load instruction with absolute indirect address from two memory locations on page 0. The indirect address is in with its less significant byte at the lower address. Fortunately, the indexed meaning of addressing modes with JMP and JSR can be confusing, since these · The indirect indexed and indexed indirect addressing modes obtain the two memory locations starting at the specified address; it is stored upside-down, (direct) addressing.

Examples

- 1. LDX #\$20 loads the number 2016 into index register X. LDX \$20 loads the contents of memory location 002016 into index register X.
- 2. LDA (\$40), Y loads the accumulator from the address obtained by indexing with Y from the base address in memory locations 0040₁₆ and 0041₁₆ (MSB in 0041₁₆). Note that if LDA (\$40),Y makes sense, then LDA (\$41),Y generally does not, since it uses the base address in memory locations 004116 and 004216. Thus, the indirect addressing modes generally make sense only if the indirect addresses are aligned properly on word boundaries; however, the 6502 does not machines) do. The programmer must make sure that all memory locations used check this alignment in the way that many computers (particularly IBM indirectly contain addresses with the bytes arranged properly.

Confusing addresses and their contents is a frequent problem in handling data structures. For example, the queue of tasks to be executed by a piece of test equipment might consist of a block of information for each task. That block might contain

· The starting address of the test routine.

- 142 6502 ASSEMBLY LANGUAGE SUBPOUTINES
- · The number of seconds for which the test is to run.
- · The address in which the result is to be saved.
- · The upper and lower thresholds against which the result is to be compared
- · The address of the next block in the queue.

Thus, the block contains data, direct addresses, and indirect addresses. Typical errors that a programmer could make are

- · Transferring control to the memory locations containing the starting address of the test routine, rather than to the actual starting address.
- · Storing the result in the block rather than in the address specified in the
- · Using a threshold as an address rather than as data.
- · Assuming that the next block starts within the current block, rather than at the address given in the current block.

Jump tables are another common source of errors. The following are alternative implementations:

- · Form a table of jump instructions and transfer control to the correct element (for example, to the third jump instruction).
- · Form a table of destination addresses and transfer control to the contents of the correct element (for example, to the address in the third element).

You will surely have problems if you try to use the jump instructions as indirect addresses or if you try to execute the indirect addresses.

FORMAT ERRORS

The rules you should remember are

- · A \$ in front of a number (or an H at the end) indicates hexadecimal to the assembler and a % in front or a B at the end indicates binary. Be careful - some assemblers use different symbols.
- · The default mode of most assemblers is decimal; that is, most assemblers thing else. A few assemblers (such as Apple's miniassembler and the mnemonic assume all numbers to be decimal unless they are specifically designated as someentry mode in Rockwell's AIM-65) assume hexadecimal as a default.
- · ADC and SBC instructions produce decimal results if the Decimal Mode flag is 1 and binary results if the Decimal Mode slag is 0. All other instructions, including DEC, DEX, DEY, INC, INX, and INY, always produce binary results.

You should make special efforts to avoid the following common errors:

- · Omitting the hexadecimal designation (\$ or H) from a hexadecimal data item or address. The assembler will assume the item to be a decimal number if it contains no letter digits. It will treat the item as a name if it is valid (it must start with a letter in most assemblers). The assembler will indicate an error only if the tem cannot be interpreted as a decimal number or a name.
- · Omitting the binary designation (% or B) from a binary data item. The assembler will assume it to be a decimal number.
- Remember, ten is not an integral power of two, so the binary and BCD represenlations are not the same beyond nine. Standard BCD constants must be desig-· Confusing decimal (BCD) representations with binary representations. nated as hexadecimal numbers, not as decimal numbers.
- · Confusing binary or decimal representations with ASCII representations. An ASCII input device produces ASCII characters and an ASCII output device responds to ASCII characters.

Examples

1. LDA 2000

not address 200016. The assembler will not produce an error message, since 2000 This instruction loads the accumulator from memory address 2000₁₀ (07D0₁₆), is a valid decimal number.

2. AND #00000011

(1011₂), not with the binary number 11 (3_{10}) . The assembler will not produce an error message, since 00000011 is a valid decimal number despite its unusual This instruction logically ANDs the accumulator with the decimal number 11

3. ADC #40

This instruction adds 40_{10} (not $40_{1i}=64_{10}$) and the Carry to the accumulator. Note that 40_{10} is not the same as $40~\mathrm{BCD}$, which is 40_{1s} ; $40_{10}=28_{1s}$. The assembler will not produce an error message, since 40 is a valid decimal number.

4. LDA #3

This instruction loads the accumulator with the number 3. If this value is now sent to an ASCII output device, it will respond as if it had received the character ETX (0316), not the character 3 (3316). The correct version is

GET AN ASCII 3 £,# LDA

5. If memory location 0040 is contains a single digit, the sequence

will not print that digit on an ASCII output device. The correct sequence is

GET DECIMAL DIGIT	;ADJUST TO ASCII
\$40	# '0 PORT
LDA	ADC

ō

GET DECIMAL DIGIT	ADJUST T	
\$40	\$800110000	PORT
DA	RA.	4

6. If input port IPORT contains a single ASCII decimal digit, the sequence

```
I PORT
$40
LDA
```

will not store the actual digit in memory location 004016. Instead, it will store the ASCII version, which is the actual digit plus 3016. The correct sequence is

DIGIT	DECIMAL	DIGIT
GET ASCII DIGIT	;ADJUST TO DECIMAL	GET ASCII DIGIT
I PORT	O + 40	IPORT #811001111
LDA	SBC	LDA

ŏ

cessor has a Decimal Mode (D) flag. When that flag is set (by SED), all additions Handling decimal arithmetic on the 6502 microprocessor is simple, since the proand subtractions produce decimal results. So, the following sequences implement decimal addition and subtraction:

\$40

STA

· Decimal addition of memory location ADDR to the accumulator

MODE	MODE
ENTER DECIMAL MODE	; ADD DECIMAL ; LEAVE DECIMAL
: ENTER	; ADD DI
	ADDR
SED	ADC

· Decimal subtraction of memory location ADDR from the accumulator

ENTER DECIMAL MODE		;SUBTRACT DECIMAL	AVE DECIMAL MODE
13:		ADDR ;St	171
SED	SEC	SBC	CLD

Since increment and decrement instructions always produce binary results, we must use the following sequences (assuming the D flag is set).

Increment memory location 0040,, in the decimal mode

> * *		11	540
40.7	CIC	A DC	STA

Decrement memory location 004018 in the decimal mode

) 1		Ţ	\$40
rov rov	SEC	SBC	STA

The problem with the decimal mode is that it has implicit effects. That is, the same ADC and SBC instructions with the same data will produce different results, depending on the state of the Decimal Mode flag. The following procedures will reduce the likelihood of the implicit effects causing unforeseen errors: · Initialize the Decimal Mode flag (with CLD) as part of the regular system initialization. Note that RESET has no effect on the Decimal Mode slag. · Clear the Decimal Mode flag as soon as you are through performing decimal arithmetic.

· Initialize the Decimal Mode flag in interrupt service routines that include ADC or SBC instructions. That is, such service routines should execute CLD before performing any binary addition or subtraction.

HANDLING ARRAYS INCORRECTLY

The following situations are the most common sources of errors:

: If you are counting an index register down to 0, the zero index value may never be used. The solution is to reduce the base address or addresses by 1. For example, if the terminating sequence in a loop is

DEX BNE LOOP

the processor will fall through as soon as X is decremented to 0. A typical adjusted loop (clearing NTIMES bytes of memory) is BASE-1,X NTIMES CLEAR LDX LDA STA DEX CLEAR

CHAPTER 3: COMMON PROGRAMMING ERRO(

Note the use of BASE-1 in the indexed store instruction. The program clears addresses BASE through BASE + NTIMES-1.

- working forward, programmers generally find it confusing. Remember that the · Although working backward through an array is often more efficient than address BASE + (X) contains the previous entry in a loop like the example shown above. Although the processor can work backward just as easily as it can work forward, programmers usually find themselves conditioned to thinking ahead.
- other hand, if you have N entries, they will occupy memory locations BASE It is easy to forget the last entry or, as shown above, drop the first one. On the through BASE+N-1; now it is easy to find yourself working off the end of the memory locations BASE through BASE+N contain N+1 entries, not N entries. · Be careful not to execute one extra iteration or stop one short. Remember,
- ing it will produce a result of ${\rm FF}_{16}$. Thus, you must be careful about incrementing or decrementing index registers when you might accidentally exceed the capacity addressing beyond 256 bytes. If an index register contains FF16, incrementing it will produce a result of 00. Similarly, if an index register contains 00, decrementof eight bits. To extend loops beyond 256 bytes, use the indirect indexed (postin-· You cannot extend absolute indexed addressing or zero-page indexed dexed) addressing mode. Then the following sequence will add 1 to the more significant byte of the indirect address when index register Y is incremented to 0.

INCREMENT INDEX REGISTER [NDIR+] BNE INC NOP DONE Here INDIR and INDIR + 1 are the locations on page 0 that contain the indirect address.

Example

base address is 4C80, If the loop refers to the address (INDIR), Y, the effective address is (INDIR+1) (INDIR) + Y or $4C80_{16}$ + (Y). When Y = FF₁₆, the 1. Let us assume (INDIR) = 80_{16} and (INDIR+1) = $4C_{16}$, so that the initial effective address is

 $4C80_{16} + (Y) = 4C80_{16} + FF_{16} = 4D7F_{16}$

The sequence shown above for incrementing the index and the indirect address produces the results

(Y) = (Y) + 1 = 00 $(INDIR + 1) = (INDIR + 1) = 1 - 4D_{16}$

The effective address for the next iteration will be

$$4D80_{16} + (Y) = 4D80_{16} = 60_{16} = 4D80_{16}$$

which is the next higher address in the normal consecutive sequence.

MPLICIT EFFECTS

Some of the implicit effects you should remember are

- · The changing of the Negative and Zero flags by load and transfer instructions, such as LDA, LDY, PLA, TAX, TAY, TSX, TXA, and TYA.
- · The dependence of the results of ADC and SBC instructions on the values of the Carry and Decimal Mode flags.
- · The special use of the Negative and Overflow flags by the BIT instruction.

The use of the memory address one larger than the specified one in the indirect, indirect indexed, and indexed indirect addressing modes.

- · The changing of the stack pointer by PHA, PHP, PLA, PLP, JSR, RTS, RTI, and BRK. Note that JSR and RTS change the stack pointer by 2, and BRK and RTI change it by 3.
- · The saving of the return address minus 1 by JSR and the addition of 1 to the restored address by RTS.
- · The inclusion of the Carry in the rotate instructions ROL and ROR. The rotation involves nine bits, not eight bits.

Examples

1. LDX \$40

This instruction affects the Negative and Zero flags, so those flags will no longer reflect the value in the accumulator or the result of the most recent operation.

2. ADC #\$20

This instruction adds in the Carry flag as well as the immediate data (2014). The result will be binary if the Decimal Mode flag is cleared, but BCD if the Decimal Mode flag is set.

3. BIT \$1700

This instruction sets the Overflow flag from the value of bit 6 of memory location 1700₁₆. This is the only instruction that has a completely unexpected effect

148 6302 ASSEMBLY LANGUAGE SUBROUTINES

4. JMP (\$1C00)

and IC01₁₆ (MSB in IC01₁₆). Note that IC01₁₆ is involved even though it is not specified, since indirect addresses always occupy two bytes of memory. This instruction transfers control to the address in memory locations 1C00.

This instruction not only saves the accumulator in memory, but it also decrements the stack pointer by 1.

6. RTS

This instruction not only loads the program counter from the top two locations in the stack, but it also increments the stack pointer by 2 and the program counter

7. ROR A

tents of bit position 0 into the Carry and the former contents of the Carry into bit This instruction rotates the accumulator right 1 bit, moving the former conposition 7.

INITIALIZATION ERRORS

The initialization routines must perform the following tasks, either for the microcomputer system as a whole or for particular routines:

- · Load all RAM locations with initial values. This includes indirect addresses and other temporary storage on page 0. You cannot assume that a memory locaion contains 0 just because you have not used it.
- rupt Disable flag (to 1). Note, in particular, the need to initialize the Decimal · Load all registers and flags with initial values. Reset initializes only the Inter-Mode flag (usually with CLD) and the stack pointer (using the LDX, TXS (aouanbas
- · Load all counters and indirect addresses with initial values. Be particularly careful of addresses on page 0 that are used in either the indirect indexed (postin dexed) addressing mode or the indexed indirect (preindexed) mode.

ORGANIZING THE PROGRAM INCORRECTLY

The following problems are the most common:

· Failing to initialize a register, flag, or memory location. You cannot assume

hat a register, flag, or memory location contains zero just because you have not

- · Accidentally reinitializing a register, flag, memory location, index, counter, or indirect address. Be sure that your branches do not cause some or all of the nitialization instructions to be repeated.
- may be one path that branches around the updating instructions or changes some · Failing to update indexes, counters, or indirect addresses. A problem here of the conditions before executing those instructions.
- · Forgetting to save intermediate or final results. It is remarkably easy to this are particularly difficult to locate, since all the instructions that calculate the alculate a result and then load something else into the accumulator. Errors like result work properly and yet the result itself is being lost. A common problem nere is for a branch to transfer control to an instruction that writes over the result hat was just calculated.
- · Forgetting to branch around instructions that should not be executed in a particular path. Remember, the computer will execute instructions consecutively unless told specifically to do otherwise. Thus, it is easy for a program to accidenally fall through to a section that the programmer expects it to reach only via a branch. An awkward feature of the 6502 is its lack of an unconditional relative branch; you must either use JMP with absolute addressing or set a condition and oranch on it holding (SEC, BCS, DEST and CLV, BVC DEST).

ERROR RECOGNITION BY ASSEMBLERS

Most assemblers will immediately recognize the following common errors:

- Undefined operation code (usually a misspelling or an omission)
 - Undefined name (often a misspelling or an omitted definition)
- · Illegal character (for example, a 2 in a binary number or a B in a decimal
- · Illegal format (for example, an incorrect delimiter or the wrong register or operand)
- · Illegal value (usually a number too large for 8 or 16 bits)
- Missing operand
- · Double definition (two different values assigned to one name)
- · Illegal label (for example, a label attached to a pseudo-operation that does not allow a label)
 - Missing label (for example, on an = pseudo-operation that requires one).

5

These errors are generally easy to correct. Often the only problem is an error, such as omitting the semicolon or other delimiter in front of a comment, that confuses the assembler and results in a series of meaningless error messages.

There are, however, many common errors that assemblers will not recognize. The programmer should be aware that his or her program may contain such errors even if the assembler does not report them. Typical examples are

- Omitted lines. Obviously, the assembler cannot identify a completely omitted line unless that line contains a label or definition that is used later in the program. The easiest lines to omit are repetitions (that is, one or more lines that are the same or sequences that start the same) or instructions that seem to be unnecessary. Typical repetitions are series of shifts, branches, increments, or decrements. Instructions that may appear unnecessary include CLC, SEC, and so forth.
- · Omitted designations. The assembler cannot tell if you omitted a designation such as #, H, \$, B, or % unless the omission results in an illegal character (such as C in a decimal number). Otherwise, the assembler will assume all addresses to be direct and all numbers to be decimal. Problems occur with numbers that are valid as either decimal or hexadecimal values (such as 44 or 2050) and with binary numbers (such as 00000110).
- Misspellings that are still valid. Typical examples are typing BCC instead of BCS, LDX instead of LDY, and SEC instead of SED. Unless the misspelling is invalid, the assembler has no way of knowing what you meant. Valid misspellings are often a problem if you use similar names or labels such as XXX and XXXX, L121 and L112, or VAR11 and VAR11.
- Designating instructions as comments. If you place a semicolon at the start of an instruction line, the assembler will treat the line as a comment. This can be a perplexing error, since the line appears in the listing but is not assembled into object code.

Sometimes you can confuse the assembler by entering invalid instructions. An assembler may accept a totally illogical entry simply because its developer never considered such possibilities. The result can be unpredictable, much like the results of giving someone a completely wrong number (for example, a telephone number instead of a street address or a driver license number instead of a credit card number). Some cases in which a 6502 assembler can go wrong are

- · If you designate an impossible register or addressing mode. Some assemblers will accept instructions like INC A, LDA (\$40), X, or LDY BASE, Y. They will produce erroneous object code without any warning.
- If you enter an invalid digit, such as Q in a decimal or hexadecimal number or 7 in a binary number. Some assemblers will assign values to such erroneous digits in an aribitrary manner.

· If you enter an invalid operand such as LDA #\$IIX. Some assemblers will accept this and generate incorrect code.

The assembler will recognize only errors that its developer anticipated. Programmers are often able to make mistakes that the developer never imagined, much as automobile drivers are often capable of performing maneuvers that never occurred in the wildest dreams of a highway designer or traffic planner. Note that only a line-by-line hand checking of the program will find errors that the assembler does not recognize.

IMPLEMENTATION ERRORS

Occasionally, a microprocessor's instructions simply do not work the way the designers or anyone else would expect. The 6502 has one implementation error that is, fortunately, quite rare. The instruction JMP (\$XXFF) where the Xs represent any page number, does not work correctly. One would expect this instruction to obtain the destination address from memory locations XXFF and (XX+1)00. Instead, it apparently does not increment the more significant byte of the indirect address; it therefore obtains the destination address from memory locations XXFF and XX00. For example, JMP (\$1CFF) will jump to the address stored in memory locations 1CFF₁₆ (LSB) and 1C00₁₆ (MSB), surely a curious outcome. Most assemblers expect the programmer to ensure that no indirect jumps ever obtain their destination addresses across page boundaries.

COMMON ERRORS IN I/O DRIVERS

Most errors in I/O drivers involve both hardware and software, so they are often difficult to categorize. Some mistakes you should watch for are

- Confusing input ports and output ports. Many I/O interfaces use the READ/ WRITE line for addressing, so that reading and writing the same memory address results in operations on different physical registers. Even when this is not done, it may still be impossible to read back output data unless it is latched and buffered.
- data from an output device (such as a display) or sending data to an input device (such as a keyboard) makes no physical sense. However, accidentally using the wrong address will cause no assembly errors, the address, after all, is valid and the assembler has no way of knowing that certain operations cannot be performed on it. Similarly, a program may attempt to save data in a nonexistent address or in a ROM.

· Reading or writing without checking status. Many devices can accept or provide data only when a status line indicates they are ready. Transferring data to or from them at other times will have unpredictable effects.

e Ignoring the differences between input and output. Remember that an input device normally starts out in the not ready state — it has no data available although the computer is ready to accept data. On the other hand, an output device normally starts out in the ready state, that is, it could accept data but the computer usually has none to send it. In many situations, particularly when using 6520, 6521, 6551, or 6850 devices, you may have to disable the outputs initially or send a null character (something that has no effect) to each output port just to change its state from ready to not ready initially.

· Failing to keep copies of output data. Remember that you may not be able to read the data back from the output port. If you need to repeat it later as part of repeating a transmission that was incorrectly received, change part of it (turn on or off one of several indicator lights attached to the same port), or save it as part of the interrupted status (the data is the current priority level). You must save a copy in memory. The copy must be updated every time the actual data is changed.

• Reading data before it is stable or while it is changing. Be sure that you understand exactly when the input device is guaranteed to produce stable data. In the case of switches that may bounce, you may want to sample them twice (more than a debouncing time apart) before taking any action. In the case of keys that may bounce, you may want to take action only when they are released rather than when they are pressed. The action on release also forces the operator to release the key rather than holding it down. In the case of persistent data (such as in serial I/O), you should center the reception, that is, read the data near the centers of the pulses rather than at the edges where the values may be changing.

Forgetting to reverse the polarity of data being transferred to or from devices that operate in negative logic. Many simple I/O devices, such as switches and displays, use negative logic. A logic 0 means that a switch is closed or a display is lit. Common ten-position switches or dials also often produce data in negative logic, as do many encoders. The solution is simple — complement the data (using EOR #\$FF) after reading it or before sending it.

- commable I/O devices, such as the 6520, 6522, 6551, and 6850, have control or command registers which determine how the device operates, and status registers that reflect the current state of the device or the transfer. These registers are inside the I/O devices, they are not connected to peripherals. Transferring data to or from status or control registers is not the same as transferring data to or from actual I/O ports.
- Using bidirectional ports improperly. Many devices, such as the 6520, 6522, 6530, and 6532, have bidirectional I/O ports. The ports (and perhaps even individual lines) can be used either as inputs or outputs. Normally, resetting the computer to avoid initial transients makes these ports inputs, so you must explicitly change them to outputs if necessary. Be cautious when reading bits or ports that are designated as outputs or writing into bits or ports that are designated as outputs or writing into bits or ports that are designated as inputs. The only way to determine what will happen is to read the documentation for the specific device.
- essor has read data from an input port, that port should revert to the not ready state. Similarly, once the processor has written data into an output port, that port should revert to the not ready state. Some I/O devices change the status of their ports automatically after input or output operations, but others either do not or (as in the 6520) change status automatically only after input or output only after input operations. Leaving the status set can result in an endless loop or highly erratic operation.

COMMON ERRORS IN INTERRUPT SERVICE ROUTINES

Many interrupt-related errors involve both hardware and software, but some of the common mistakes include the following:

- Failing to reenable interrupts during the service routine. The 6502 processor automatically disables interrupts after accepting one. It does reenable interrupts when RTI is executed, since RTI restores the status register from the stack.
- · Failing to save and restore registers. The 6502 does not automatically save any registers except the program counter and the status register. So the accumulator, index registers, and scratchpad locations must be saved explicitly in the stack.
- Saving or restoring registers in the wrong order, Registers must be restored in the opposite order from that in which they were, saved.

- Enabling interrupts before establishing priorities and other parameters of the interrupt system.
- · Forgetting that the response to an interrupt includes saving the status register and the program counter at the top of the stack. The status register is on top and the program counter value is the actual return address, so the situation differs from subroutines in which the return address minus 1 is normally at the top of the stack.
- Not disabling the interrupt during multibyte transfers or instruction sequences that cannot be interrupted. In particular, you must avoid partial updating of data (such as time) that an interrupt service routine may use. In general, interrupts should be disabled when the main program is changing memory locations that it shares with interrupt service routines.
- · Failing to recnable the interrupt after a sequence that must run with interrupts disabled. A corollary problem here is that you do not want to enable interrupts if they were not enabled when the sequence was entered. The solution is to save the previous state of the Interrupt Disable flag (using PHP) before executing the sequence and restore the previous state (using PLP) afterward. Note, however, that PLP restores the entire status register.
- · Failing to initialize or establish the value of the Decimal Mode flag. An interrupt service routine should not assume a particular value (0) for the D flag. Instead, it should initialize that flag with CLD or SED if it executes ADC or SBC instructions. There is no need to save or restore the old D flag since that is done automatically as part of the saving and restoring of the status register. Initializing the D flag avoids problems if the service routine is entered from a program that runs with the D flag set.
- Failing to clear the signal that caused the interrupt. The service routine must clear the interrupt even if it does not require an immediate response or any input or output operations. Even when the processor has, for example, no data to send to an interrupting output device, it must still either clear the interrupt or disable it. Otherwise, the processor will get caught in an endless loop. Similarly, a real-time clock interrupt will typically require no servicing other than an updating of time, but the service routine still must clear the clock interrupt. This clearing may involve reading a 6520 or 6522 I/O port or timer.
- Failing to communicate with the main program. The main program will not realize that the interrupt has been serviced unless it is informed explicitly. The usual way to inform the main program is to have the interrupt service routine change a flag that the main program can examine. The main program will then know that the service routine has been executed. The procedure is comparable to the practice of a postal patron raising a flag to indicate that he or she has mail to be picked up. The postman lowers the flag after picking up the mail. Note that this

simple procedure means that the main program must examine the flag often enough to avoid missing data or messages. Of course, the programmer can always provide an intermediate storage area (or buffer) that can hold many data items.

• Failing to save and restore priority. The priority of an interrupt is often held in a write-only register or in a memory location. That priority must be saved just like the registers and restored properly at the end of the service routine. If the priority register is write-only, a copy of its contents must be saved in memory.

Introduction to the Program Section

The program section contains sets of assembly language subroutines for the 6502 microprocessor. Each subroutine is documented with an introductory section and comments; each is followed by at least one example of its use. The introductory material contains the following information:

- 1. Purpose of the routine
- 2. Procedure followed
- 3. Registers used
- 4. Execution time
- 5. Program size
- 6. Data memory required
- 7. Special cases
- 8. Entry conditions
- 9. Exit conditions
- 10. Examples

We have made each routine as general as possible. This is most difficult in the case of the input/output (I/O) and interrupt service routines described in Chapters 10 and 11, since in practice these routines are always computer-dependent. In such cases, we have limited the computer dependence to generalized input and output handlers and interrupt managers. We have drawn specific examples there from the popular Apple II computer, but the general principles are applicable to other 6502-based computers as well.

In all routines, we have used the following parameter passing techniques:

1. A single 8-bit parameter is passed in the accumulator. A second 8-bit parameter is passed in index register $Y_{\rm c}$

- A single 16-bit parameter is passed in the accumulator and index register Y with the more significant byte in the accumulator. An accompanying 8-bit parameter is passed in index register X.
- places the return address at the top of the stack, and hence on top of the 3. Larger numbers of parameters are passed in the stack, either directly or indirectly. We assume that subroutines are entered via a JSR instruction that parameters

pages, then handle the remaining partial page separately, than to handle the Where there has been a choice between execution time and memory usage, we have chosen the approach that minimizes execution time. For example, in the case of arrays that are more than 256 bytes long, it is faster to handle the full entire array in a single loop. The reason is that the first approach can use an 8-bit counter in an index register, whereas the second approach requires a 16-bit counter in memory.

We have also chosen the approach that minimizes the number of repetitive calculations. For example, in the case of array indexing, the number of bytes between the starting addresses of elements differing only by one in a particular subscript (known as the size of that subscript) depends only on the number of bytes per element and the bounds of the array. Thus, the sizes of the various subscripts can be calculated as soon as the bounds of the array are known; the sizes are therefore used as parameters for the indexing routines, so that they need not be calculated each time a particular array is indexed.

hat branch instructions themselves require different numbers of clock cycles As for execution time, we have specified it for most short routines. For longer routines, we have given an approximate execution time. The execution time of programs involving many branches will obviously depend on which path is followed in a particular case. This is further complicated for the 6502 by the fact depending on whether the branch is not taken, taken within the current page, or taken across a page boundary. Thus, a precise execution time is often impossible to define. The documentation always contains at least one typical example showing an approximate or maximum execution time.

Our philosophy on error indications and special cases has been the following:

- 1. Routines should provide an easily tested indicator (such as the Carry flag) of whether any errors or exceptions have occurred.
- 2. Trivial cases, such as no elements in an array or strings of zero length, should result in immediate exits with minimal effect on the underlying data.
- 3. Misspecified data (such as a maximum string length of zero or an index beyond the end of an array) should result in immediate exits with minimal effect on the underlying data.

- 4. The documentation should include a summary of errors and exceptions
 - 5. Exceptions that may actually be convenient for the user (such as deleting more characters than could possibly be left in a string rather than counting the precise number) should be handled in a reasonable way, but should still be indiunder the heading of "Special Cases").

consistent or well suited to all applications. We have taken the approach that a Obviously, no method of handling errors or exceptions can ever be completely reasonable set of subroutines must deal with this issue, rather than ignoring it or assuming that the user will always provide data in the proper form.

cated as errors.

The subroutines are listed as follows:

Code Conversion

- Binary to BCD Conversion
- BCD to Binary Conversion
- Binary to Hexadecimal ASCII Conversion 168
- Hexadecimal ASCII to Binary Conversion 171
- 174 Conversion of a Binary Number to a String of ASCII Decimal Digits Conversion of a String of ASCII Decimal Digits to a Binary Number
 - Lower-Case ASCII to Upper-Case ASCII Conversion 185
 - ASCII to EBCDIC Conversion 187 EBCDIC to ASCII Conversion 190

Array Manipulation and Indexing

- Memory Fill 193
- Block Move 197
- One-Dimensional Byte Array Indexing
- One-Dimensional Word Array Indexing
 - Two-Dimensional Byte Array Indexing
- Iwo-Dimensional Word Array Indexing 215
 - N-Dimensional Array Indexing

Arithmetic

- 16-Bit Addition 230
- 16-Bit Subtraction 233
- 16-Bit Multiplication 236 16-Bit Division 240 65 65 65

J 6502 ASSEMBLY LANGUAGE SUBROUTINES

249	
Comparison	
16-Bit Comparisor	
6E	

Multiple-Precision Binary Subtraction 257

Multiple-Precision Binary Multiplication 261 Multiple-Precision Binary Division 267

Multiple-Precision Binary Comparison 275

Multiple-Precision Decimal Subtraction 285 Multiple-Precision Decimal Addition 280

Multiple-Precision Decimal Multiplication 290 **6M**

Multiple-Precision Decimal Comparison 305 Multiple-Precision Decimal Division 297 Z 9

Bit Manipulation and Shifts

Bit Set 306

Bit Clear 309

Bit Test 312

Bit Field Extraction 315

Bit Field Insertion 320

Multiple-Precision Arithmetic Shift Right 325

Multiple-Precision Logical Shift Right 333 Multiple-Precision Logical Shift Left 329 35 55 57 77 77 77 74 74 75 75

Multiple-Precision Rotate Right 337

Multiple-Precision Rotate Left 341

String Manipulation

String Comparison 345

String Concatenation 349

Find the Position of a Substring 355

Delete a Substring from a String 368 Copy a Substring from a String 361 88 80 80 81 81

Insert a Substring into a String 374

Array Operations

8-Bit Array Summation 382

16-Bit Array Summation 385 9B

389 393 Find Maximum Byte-Length Element

Find Minimum Byte-Length Element 2883

Binary Search 397

Bubble Sort 403

RAM Test 407

Jump Table 415

Input/Output

10A Read a Line of Characters from a Terminal 418

Write a Line of Characters to an Output Device 425

Generate Even Parity 428

Check Parity 431 101

CRC-16 Checking and Generation

I/O Device Table Handler 440

Initialize I/O Ports 454

Delay Milliseconds 460

nterrupts

11A Unbuffered Interrupt-Driven Input/Output Using a 6850 ACIA 464

Unbuffered Interrupt/Driven Input/Output Using a 6522 VIA 472 Buffered Interrupt-Driven Input/Output Using a 6850 ACIA 480

Real-Time Clock and Calendar 490

Binary to BCD Conversion (BN2BCD)

Converts one byte of binary data to two bytes of BCD data.

repeatedly from the remainder to determine the tens digit, and finally shifts the tens digit left four positions and combines it with the mine the hundreds digit, then subtracts ten Procedure: The program subtracts 100 repeatedly from the original data to deterones digit.

Registers Used: All

Execution Time: 133 cycles maximum, depends on the number of subtractions required to determine the tens and hundreds digits.

Program Size: 38 bytes

Data Memory Required: One byte anywhere in RAM (address TEMP).

Entry Conditions

Binary data in the accumulator.

Exit Conditions

Tens and ones digits in index register Y. Hundreds digit in the accumulator

Examples

(A) = 87 ₁₆ (183 decimal)
Data:
7.
(A) = $6E_{16}$ (110 decimal)
Data:
<u></u>

(A) = 01_{16} (hundreds digit) (Y) = 10_{16} (tens and ones digits)

Result:

(A) = 01_{16} (hundreds digit) (Y) = 83_{16} (tens and ones digits) Result:

Convert one byte of binary data to two bytes of BCD data Register A * high byte of BCD data Register Y * low byte of BCD data Binary to BCD conversion BN2BCD Register A = binary data Purpose: Entry: Exit: Title каше:

```
;ADD 1 TO QUOTIENT
;SUBTRACT 100
;BRANCH IF A IS STILL LARGER THAN 100
;ADD THE LAST 100 BACK
;SAVE REMAINDER
                                                                                                                                                                                                                                                                                                                                                                                                                                               BRANCH IF A IS STILL LARGER THAN 10; ADD THE LAST 10 BACK
                                                                                                                                                                                             SET CARRY FOR INITIAL SUBTRACTION
                                                                                                                                                                                                                                                                                                                                                                                    START QUOTIENT AT -1
SET CARRY FOR INITIAL SUBTRACTION
                                                                                                                                                                                                                                                                                              SAVE 100'S DIGIT ON THE STACK GET REMAINDER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MOVE 10'S TO HIGH NIBBLE OF A OR IN THE 1'S DIGIT
                                                                                                                                                                                                                                                                                                                                  ; CALCULATE 10'S AND 1'S DIGITS
; DIVIDE REMAINDER OF THE 100'S DIGIT BY 10'
; Y = 10'S DIGIT
; A = 1'S DIGIT
; LDY
; #OFFH
; SET CARRY FOR INITIAL 5
                                                                                                                                                                                  START QUOTIENT AT -1
                                                                                                                                                                                                                                                                                                                                                                                                                        ADD 1 TO QUOTIENT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BYTE A = HIGH BYTE ; PLACE IN REG Y ;GET 100'S DIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 133 cycles maximum
                                                bytes
byte
                                               Program 38
Data 1
                                                                                                                                 ; CALCULATE 100'S DIGIT
; DIVIDE BY 100
; Y = QUOTIENT
; A = REMAINDER
LDY #0FFH ;ST!
SEC ;SEC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  RETURN WITH Y = LOW
Registers used: All
                                                                                                                                                                                                                                 #100
D100LP
#100
                                                                                                                                                                                                                                                                                                                                                                                                                                   #10
D10LP
#10
                      Time:
                                                Size:
                                                                                                                                                                                                                                                                                                                                                                                                                      INY
SBC
BCS
ADC
                                                                                                                                                                                                                                   SBC
BCS
ADC
TAX
TYA
TXA
                                                                                                                                                                                                                       INX
                                                                                                                        BN 2BCD:
                                                                                                                                                                                                          DICOLP:
                                                                                                                                                                                                                                                                                                                                                                                                           D10LP:
```

SAMPLE EXECUTION:

SC0401:

CONVERT 0A HEXADECIMAL TO 10 BCD BNZBCD LDA JSR BRK

;A=0, Y=10H

;CONVERT FF HEXADECIMAL TO 255 BCD LDA # 0FFH JSR BN2BCD LDA JSR BRK

;A=02H, Y=55H

;A=0, Y=0 JCONVERT 0 HEXADECIMAL TO 0 BCD LDA #0
JSR BN2BCD ;A=0, Y=

END.

TEMPORARY USED TO COMBINE 1'S AND 10'S DIGITS

BLOCK

1DATA TEMP:

Program 24 bytes Data 1 byte

Size:

BCD to Binary Conversion (BCD2BN)

Converts one byte of BCD data to one byte of binary data.

eight or by two is equivalent to three or one Procedure: The program masks off the more significant digit, multiplies it by ten using shifts (10 = 8 + 2, and multiplying by lest shifts, respectively), and adds the product to the less significant digit.

Registers Used: A, P, Y

Execution Time: 38 cycles Program Size: 24 bytes Data Memory Required: One byte anywhere in RAM (Address TEMP).

BY 10 AND SAVE IT
* 10 WHICH EQUALS UPPER NIBBLE * (8 + 2);
\$SAVE ORIGINAL VALUE;
\$GET UPPER NIBBLE;
\$DIVIDE BY 2 WHICH = UPPER NIBBLE * 8

DIVIDE BY 4; DIVIDE BY 8; A = UPPER NIBBLE * 2

SAVE * 8

REG A = UPPER NIBBLE * 10

ADD TO UPPER NIBBLE

GET ORIGINAL VALUE

BCD data in the accumulator.

Entry Conditions

Binary data in the accumulator.

Examples

2. Data: $(A) = 23_{16}$ Result: $(A) = 63_{16} = 99_{10}$ i. Date: (A) = 9916 Result

 $(A) = 17_{16} = 23_{10}$

Convert one byte of BCD data to one byte of binary data BCD to binary conversion BCD28N Register A = Binary data Register A = BCD data 38 cycles Registers used: A,P,Y Purposes Entry: Exits Title Name: Time:

; MULTIPLY UPPER NIBBLE ; TEMP := UPPER NIBBLE #0F0H TEMP TEMP #OFH TEMP TEMP BLOCK AND LISR STA LISR CLC ADC STA TYA AND CLC ADC PTS DCD2BN: ; DATA TEMP: **Exit Conditions**

SAMPLE EXECUTION:

SC0402:

CONVERT 23 BCD TO 17 HEXADECIMAL LDA #23H BCD2BN ;CONVERT 99 BCD TO 63 HEXADECIMAL LDA #099H JSR BCD2BN ;A=63H CONVERT 0 BCD TO 0 HEXADECIMAL ; A=63B 1A=17H 1 A = 0 BCD2BN LDA JSR BRK LDA JSR BRK

CN3

166

Binary to ..exadecimal ASCII Conversion (BN2HEX)

4C

Converts one byte of binary data to two ASCII c hexadec

Registers Used: All

	nagistata Caac. Ca
ASCII characters corresponding to the two	Execution Time: 77 cycles plus three extra cycles
hexadecimal digits.	for each non-decimal digit.
Procedure: The program masks off each	Program Size: 31 bytes
hexadecimal digit separately and converts it	Data Memory Required: None
to its ASCII equivalent. This involves a sim-	
ple addition of 30, if the digit is decimal. If	of seven must be added to handle the breal
the digit is non-decimal, an additional factor	between ASCII 9 (3916) and ASCII A (4116).
	•
Entry Conditions	Exit Conditions
	transfer as on Jo trackers with the
Binary data in the accumulator.	ASCH Equivalent of more significant
	hexadecimal digit in the accumulator
	ASCII equivalent of less significant
	hexadecimal digit in index register Y.

	2. Data: (A) = 59 ₁₆	(A) = 35_{16} (ASCII 5) (Y) = 39_{16} (ASCII 9)
	2. Data:	Result:
les	l. Data: (A) = FB ₁₆	(A) -46_{16} (ASCII F) (Y) $=42_{16}$ (ASCII B)
Examples	1. Data:	Result

; ;SUBROUTINE NASCII ;EUTPOSE: CONVERT A HEXADECIMAL DIGIT TO ASCII ;EUTRY: A = BINARY DATA IN LOWER NIBBLE ;EXIT: A = ASCII CHARACTER ;REGISTERS USED: A,P

a dag dan dan dan dan dan dan			value; value;
			order
	y data to		digit, high digit, low
Binary to hex ASCII BN2HEX	Convert one byte of binary data to two ASCII characters	Register A = Binary data	Register A * First ASCII digit, high order value; Register Y * Second ASCII digit, low order value;
Binary t. BN2HEX	Convert two ASCI	Register	Register Register
Title Name:	Purpose:	Entry:	Exits

NASCII	CMP	#10 NAS1	BRANCH IF HIGH NIBBLE < 10
	V CEC	#7	; ELSE ADD 7 SO AFTER ADDING '0' THE ; CHARACTER WILL BE IN 'A''F'
NASI:	ADC	.0.	; MAKE A CHARACTER

SAMPLE EXECUTION:

170 conf co

; A= '0' = 30H, Y= '0'=30H ; A='F' =46H, Y='F' =46H ;A='2'=32H, Y='3'=33H ;CONVERT 23 HEX TO '23'
LDA #23H
JSR BN2HEX
BRK CONVERT FF HEX TO 'FF'
LDA #0FFH
JSR BN2HEX
BRR CONVERT U TO 'UÛ' BNZHEX STON LDA JSR BRK SC0403:

Hexadecif . I ASCII to Binary Conversion (HEX2BN)

senting two hexadecimal digits) to one byte Converts two ASCII characters (repreof binary data.

30₁₆ (ASCII zero) if the digit is decimal. If the digit is non-decimal, an additional factor of Procedure: The program converts each ASCII character separately to a hexadecimal seven must be subtracted to handle the break The program then shifts the more significant digit left four bits and combines it with the digit. This involves a simple subtraction of between ASCII 9 (3916) and ASCII A (4116).

Data Memory Required: One byte anywhere it RAM (address TEMP). Execution Time: 74 cycles plus three extra cycle: for each non-decimal digit. Registers Used: A, P, Y Program Size: 30 bytes

less significant digit. The program does check the validity of the ASCII charact (i.e., whether they are, in fact, the AS representations of hexadecimal digits).

Exit Conditions	Binary data in the accumulator.
Entry Conditions	More significant ASCII digit in the accumulator, less significant ASCII digit in index register Y.

-
S
Ð
_
Ω
Ξ
-
æ
×

$(A) = 31_{16} \text{ (ASCH 1)}$ $(Y) = 42_{16} \text{ (ASCH B)}$	Result: (A) = 18 ₁₆	
2. Data:	Result:	to binary
(ASCILD) (ASCIL7)	عاد عاد	Hex ASCII to binary
$(A) = 44_{16} \text{ (ASCII D)}$ $(Y) = 37_{16} \text{ (ASCII 7)}$	Result: (A) = D7 ₁₆	Title Name:
I. Data:	Result:	

Convert two ASCII characters to one byte of binary data

Purpose:

Exit: Registers used:	Register A = Binary data ; : A,P,Y ;
Time:	Approximately 74 cycles
Size:	Program 30 bytes Data 1 byte
PHA	;SAVE HIGH CHARACTER
	JGET LOW CHARACTER
	CONVERT IT
STA TEMP	SAVE LOW NIBBLE
JSR AZHEX	;CONVERT IT
ASL A	
	SHIFT HIGH NIBBLE TO THE UPPER 4 BITS
	THE LOW NIBBLE
SUBROUTINE: A2HEX PURPOSE: CONVERT ASCII TO A FENTRY: A * ASCII CHARACTER FEXIT: A * BINARY VALUE OF T FREGISTERS USED: A,P	I TO A HEX NIBBLE ACTER UE OF THE ASCII CHARACTER
	fSUBTRACT ASCII OFFSET
CMF #10 BCC AZHEX1 SBC #7	BRANCH IF A IS A DECIMAL DIGIT ;ELSE SUBTRACT OFFSET FOR LETTERS
BLOCK 1	•
SAMPLE EXECUTION:	. NO

CONVERT 'C7' TO C7 HEXADECIMAL LDA #'C'
LDY #'7'
JSR HEX2BN ;A=C7H ;CONVERT '2F' TO 2F HEXADECIMAL LDA #'12' LDY #'F' JSR HEX2BN ;A=2FH BRK ;CONVERT '23' TO 23 HEXADECIMAL LDA #12' CDY #13' JSR HEX2BN ;A=23H SC0404:

4E

BN2DEC)

Conversion of a Binary Number to Decimal AUDI

o an ASCII string, consisting of the length of Converts a 16-bit signed binary number the number (in bytes), an ASCII minus sign

(if necessary), and the ASCII digits.

Procedure: The program takes the absolute keeps dividing by ten until it produces a quoient to ASCII (by adding ASCII 0) and concatenates the digits along with an ASCII minus sign (in front) if the original number value of the number if it is negative and then ient of zero. It converts each digit of the quowas negative.

Execution Time: Approximately 7,000 cycles Program Size: 174 hytes Registers Used: All

Also, two bytes on page 0 for the buffer pointer (address BUFPTR, taken as 000016 and 000116 the original value (two bytes starting at address VALUE), and temperary storage for the value Data Memory Required: Seven bytes anywhere in RAM for the return address (two bytes starting at address RETADR), the sign of the original value (address NGFLAG), temporary storage for mod 10 (two bytes starting at address MOD10). in the listing). This data memory does not include the output buffer which should be seven bytes

Entry Conditions

Order in stack (starting from the top)

Less significant byte of return address

Less significant byte of value to convert

Examples

Result (in output buffer): 2. Data: 1. Data: Value to convert - 3EB716 Result (in output buffer):

That is, 3EB716 - 1605510.

Exit Conditions

Order in buffer

More significant byte of return address

ASCII - (if original number was negative)

Length of the string in bytes

ASCII digits (most significant digit first)

Less significant byte of output buffer address More significant byte of output buffer address

More significant byte of value to convert

0 (number of bytes in buffer)
31 (ASCII 1)
36 (ASCII 6)
30 (ASCII 6)
33 (ASCII 5)
35 (ASCII 5)

Value to convert - FFC816

03 (number of bytes in buffer) 2D (ASCII --) 35 (ASCII 5) 36 (ASCII 6) That is, FFC8₁₆ ** - 56₁₀, when considered as a signed two's complement number.

The first byte of the buffer is the length, High byte of the output buffer address, Low byte of the value to convert, High byte of the value to convert Low byte of the output buffer address, Convert a 16-bit signed binary number to ASCII data bytes bytes plus bytes in page zero High byte of return address, Low byte of return address, followed by the characters. Approximately 7,000 cycles Binary to decimal ASCII BN2DEC TOP OF STACK Program 170 Data 7 Registers used: All Purpose: Entry: Exit: Title Name: Time: Size:

PAGE ZERO POINTER BUFPTR: . EQU

PAGE ZERO BUFFER POINTER

BN2DEC:

PROGRAM

SAVE PARAMETERS RETADR

RETADR+1

VALUE

SAVE LOW BYTE OF RETURN ADDRESS

SAVE LOW BYTE OF VALUE

SAVE HIGH BYTE

ALUE+1 NGFLAG GETBP STA PLA STA STA STA STA STA SEC SEC SBC

;SAVE HIGH BYTE OF THE VALUE TO CONVERT;SAVE MSB OF VALUE AS SIGN OF VALUE;BRANCH IF VALUE IS POSITIVE;ELSE TAKE ABSOLUTE VALUE (0 - VALUE)

VALUE

174

;SAVE STARTING ADDRESS OF OUTPUT BUFFER		X.1	;BUFFER[0]:= 0	A STRING	v 10 D 10		CLEAR CARRY	SHIFT THE CARRY INTO DIVIDEND BIT 0; WHICH WILL BE THE QUOTIENT; AND SHIFT DIVIDEND AT THE SAME TIME	DIVISOR	SAVE LOW BYTE IN REG Y	;SUBTRACT CARRY ;BRANCH IF DIVIDEND < DIVISOR	; ELSE; NEXT BIT OF QUOTIENT IS A ONE AND SET; DIVIDEND := DIVIDEND - DIVISOR		ISHIFT IN THE LAST CARRY FOR THE QUOTIENT
#0 VALUE+1 VALUE+1	BUFPTR BUFPTR+1	BUFFER TO EMPTY	#0 (BUFPTR),Y	; CONVERT VALUE TO	:= VALUE DIV := VALUE MOD	#0 MOD10 MOD10+1	#16	VALUE VALUE+1 MOD10	MUDIU+1	MOD10	MOD10+1 #0 DECCNT	MOD10+1	DVLOOP	VALUE VALUE+1
LDA SBC STA PLA	STA PLA STA	SET BU	LDY STA		; VALUE ; MOD10	STA	CLC	-	KOL ; ; A, Y ≡	SEC LDA SBC TAY	LDA SBC BCC	STY	DEX	ROL
GETBP:				£	CAVERI	·		DVLOOP					DECCNT:	

1 CONCATENATE THE NEXT CHARACTER

V VE CISTAN	#'0'	CONVERT 09 TO ASCII '0''9'
AT: POSE: TERS TAT: PHERE TAT: PHERE TAT: PHERE TAT: PHERE TAT: PHERE TAT: PHERE TATE TATE TATE TATE TATE TATE TATE T	CONCAT	09 TO ASCII '0'9
: 100 C C C C C C C C C C C C C C C C C C		
: 1 LD BNB BNB BNB BNB BNB BNB BNB BNB BNB BN	VALUE <> 0 THEN CONTINUE VALUE	INUE
: BPP BPP BPB BPB BPB BPB BPB BPB BPB BP	CNVERT	BRANCH IF VALUE IS NOT ZERO
ROUTIN TOUTIN TOUT TO THE BUT		
LED	NGF LAG POS	BRANCH IF ORIGINAL VALUE WAS POSITIVE
LD PH PH RT RY: BU TY: RE ISTERS AT: PH TA TA TA TA TA TA	CONCAT	MINUS SIGN IN FRONT
CUTING SERVING		
TERS:	RETADR+1	
RT RESSET : BUT IN REPERSOR IN REPORT IN R	RETADR	
SE: BUTIN TERS TERS TO		RETURN
PHA PHA MOVE LDY LDY LDY LDA TAXY BEQ	[0] * LENGTH ER A CONCATENATED D: A,P,Y	(PLACED IMMEDIATELY AFTER THE LENGTH
PHA JMOVE LDY LDA TAY BEQ LDA INY		
AMOVE LDY LDY LDA TAY BEQ LDA INY		SAVE THE CHARACTER ON THE STACK
	THE BUFFER RIGHT	ONE CHARACTER
	(BUFPTR), Y	GET CURRENT LENGTH
	EXITMR	BRANCH IF LENGTH = 0
127	(BUF PTR), Y	GET NEXT CHARACTER
STA	(BUFPTR), Y	STORE IT
DEY	MVELP	CONTINUE UNTIL DONE
EXITMR: PLA		GET THE CHARACTER BACK FROM THE STACK
STA	(BUFPTR), Y	STORE THE CHARACTER
LDA	(BUFPTR), Y	GET LENGTH BYTE

;INCREMENT LENGTH BY I ;UPDATE LENGTH		;SAVE RETURN ADDRESS	SIGN OF ORIGINAL VALUE	: VALUE TO CONVERT	; MODULO 10 TEMPORARY	
#1 (BUFPTR),Y		2	-	2	2	SAMPLE EXECUTION:
CLC ADC STA	RTS	. BLOCK	.BLOCK	BLOCK.	вгоск	SAMPLE
		; DATA RETADR:	NGF LAG:	VALUE:	MOD10:	Pa da an an

;HIGH BYTE OF BUFFER ADDRESS	LOW BYTE BUFFER ADDRESS	HIGH BYTE OF VALUE	; LOW BYTE OF VALUE	; BUFFER SHOULD = '0'	'32767' HIGH BYTE OF BUFFER ADDRESS	LOW BYTE BUFFER ADDRESS	HIGH BYTE OF VALUE	LOW BYTE OF VALUE	;CONVERT ;BUFFER SHOULD # '32767'	'-32768' ;HIGH BYTE OF BUFFER ADDRESS	LOW BYTE BUFFER ADDRESS	HIGH BYTE OF VALUE	ILOW BYTE OF VALUE
CONVERT 0 TO '0' LDA BUFADR+1	LDA BUFADR PHA	LOA VALUE1+1	LDA VALUE1	JSR BN2DEC BRK	CONVERT 32767 TO LDA BUFADR+1	LDA BUFADR PHA	LDA VALUE2+1 PHA	LDA VALUE2 PHA	JSR BN2DEC BRK	CONVERT -32768 TO LDA BUFADR+1	LDA BUFADR	LDA VALUE3+1 PHA	LDA VALUE3
SC0405:	. <u></u> .	<u>ה</u> ב.	ធីជ		~ 3 6	: 3 %	3 2	1 1 A	ų, g	_, ~ 3 5	: 13 1	17.1	13 E

-32768	
;CONVERT ;BUFFER SHOULD = '-32768	;TEST VALUE 1 ;TEST VALUE 2 ;TEST VALUE 3 ;BUFFER ADDRESS ;7 BYTE BUFFER
BN 2DEC SC0405	0 32767 -32768 BUFFER 7
JSR BRK JMP	.WORD .WORD .WORD .WORD
	VALUE1: VALUE2: VALUE3: BUFADR: BUFFER:

END.

Conversion of ASCII Decimal to Binary (DEC2BN)

4F

Converts an ASCII string consisting of

ble ASCII - or + sign, and a series of ASCII the length of the number (in bytes), a possidigits to two bytes of binary data. Note that the length is an ordinary binary number, not an ASCII number.

immediately, setting the Carry flag, if it finds ten (using the fact that 10 = 8 + 2, so a multiplication by ten can be reduced to left to the product. Finally, the program subtracts was negative. The program exits something other than a leading sign or a Procedure: The program sets a flag if the first ASCII character is a minus sign and skips over a leading plus sign. It then converts each subsequent digit to decimal (by subtracting ASCH zero), multiplies the previous digits by shifts and additions), and adds the new digit the result from zero if the original number decimal digit in the string.

Registers Used: All

Execution Time: 670 cycles (approximately)

Program Size: 171 bytes

Data Memory Required: Four bytes anywhere in RAM for an index, a two-byte accumulator (starting address ACCUM), and a flag indicating the sign of the number (address NGLAG), two-bytes on page zero for a pointer to the string (address BUFPTR, taken as 00F0₁₆ and 00F1₁₆ in the listing).

Special Cases:

1. If the string contains something other than a leading sign or a decimal digit, the program returns with the Carry flag set to 1. The result in registers A and Y is invalid.

2. If the string contains only a leading sign (ASCII + or ASCII -), the program returns with the Carry flag set to 1 and a result of zero.

Entry Conditions

(A) - More significant byte of string (Y) = Less significant byte of string address

Exit Conditions

(A) = More significant byte of binary value Carry flag is 0 if the string was valid; Carry flag is 1 if the string contained an invalid character. Note that the result is a signed (Y) - Less significant byte of binary value two's complement 16-bit number.

Examples

04 (number of bytes in string)
31 (ASCH 1)
32 (ASCH 2)
33 (ASCH 3)
34 (ASCH 4) String consists of l. Data:

That is, the number +123410 - 04C216. (A) = 04₁₆ (more significant byte of binary data) (Y) = C2₁₆ (less significant byte of binary data) Result:

That is, the number is +1,23410.

180

-

2R (DEC2BN) 4F ASCII DECIMAL STRING TO BINARY NU $(A) = 80_{16}$ (more significant byte of δ $(Y) = 12_{16}$ (less significant byte of bin That is, the number $-32.750_{10} = 801$ Convert ASCII characters to two bytes of binary Register A * high byte of string address Register Y * low byte of string adddress The first byte of the string is the length of PAGE ZERO POINTER TO STRING Register A = High byte of the value Register Y = Low byte of the value IF NO ERRORS THEN data) SAVE THE STRING ADDRESS bytes in page Approximately 670 cycles Decimal ASCII to binary DEC2BN plus Result Program 171 bytes Data 4 bytes CARRY FLAG = 0 CARRY FLAG = 1 the string, 06 (number of bytes in string)
2D(ASCII -)
31 (ASCII 2)
37 (ASCII 7)
35 (ASCII 5)
36 (ASCII 6) That is, the number is $-32,750_{\rm tp}$. data. ELSE Registers used: All BUFPTR+1 BUFPTR String consists of PAGE ZERO LOCATION Purpose: Entry: Title Name: Time: Exit: Size: BUFPTR: . EQU STA PROGRAM DEC 2BN: 2. Data:

ACCUM SOM WITH * 2	ACCUM+1 ;ACCUM :* ACCUM * 10	THE NEXT	M := ACCUM + DIGIT GET THE DIGIT BACK	#'0' CONVERT '0''9' TO BINARY 09	~ ~	DZBI ; BRANCH IF NO CARRY TO HIGH BYTE ACCUM+1 ; ELSE INCREMENT HIGH BYTE	INDEX , INCREMENT TO NEXT CHARACTER	CNVERT ; CONTINUE CONVERSION	NGFLAG OKEXIT ; BRANCH IF THE VALUE WAS POSITIVE #0 ***********************************	TOOM COME THE COME!	ACCOM +1 ACCUM+1	THE BINARY VALUE AND RETURN				ACCUM+1 GET HIGH BYTE OF VALUE ACCUM		,	ACCUMULATED VALUE (2 BYTES) SIGN OF NUMBER			SAMPLE EXECUTION:	
ADC	ADC	ADD IN	; ACCUM PLA	SBC	ADC	INC	INC	BNE	LDA BPL LDA	SEC	SBC SBC STA	F	CLC) <u>(</u>	3	rdy Ldy	RTS	. BLOCK	.BLOCK			SAMPLE	
							:1870					. E 1 V 2 V C	. Tropic	EREXIT:		EXIT		DATA INDEX:	ACCUM: NGFLAG:		•	. ** ** **	-
	Y ;GET LENGTH ; TO REGISTER X	;INDEX := 1	JACCUM := 0	SIGN OF NUMBER IS POSITIVE	UFFER IS NOT RENO ;EXIT WITH ACCUM * 0 IF BUPPER IS EMPTY	; ERROR EXIT IF NOTHING IN BUFFER	Y ;GET FIRST CHARACTER		SELSE SIGN OF NUMBER IS NEGATIVE	DECREMENT COUNT FERROR EXIT IF ONLY '-' IN BUFFER START CONVERSION	START CONVERSION IF FIRST CHARACTER IS NOT '+'	; DECREMENT COUNT, IGNORE PLUS SIGN ; ERROR EXIT IF ONLY '+' IN BUFFER		GET NEXT CHARAC	; ERROR IF < '0' (NOT A DIGIT)	;ERROR IF > '9' (NOT A DIGIT) ;SAVE THE DIGIT ON THE STACK	161T SO	; + 2) + (ACCUM + 2)		•	SAVE ACCUM * 2	TIMES 8	
[TIAL]	(BUEPTR), Y			NGFLAG	SCK THAT THE		INDEX (BUFPTR),Y		OFFR NGFLAG	CNVERT		X INDEX S EREXIT				EREXIT	VALID DECIMAL DIGIT SO	# ACCUM * (8 -			Y ACCUM+1		ย
LDY	LDA TAX	STA	STA	STA	1CHE TXA BNE	JMP INIT1:	LDA	BNE	LDA STA INC	DEX BEQ JMP	PLUS: CMP BNE	I NC DEX BEQ	CNVERT	LDY LDA CHKDIG: CMP	BMI	CMP BPL PHA	40,1	V G	ASL	POT	LOY	ROL ASE ROL	สอ

..

184 CODE CC RSION

A = 80 HEX, Y = 00 BEX;AY = ADDRESS OF S3 ;AY = ADDRESS OF SI ;A * 04, Y * D2 HEX ;AY = ADDRESS OF S2 1A = 7F, Y = FF BEX S1 S2 S3 ; ADDRESS OF S; ADDRESS OF S; ADDRESS OF S CONVERT '-12768' TO 8000 HEX LDA ADRS3+1 ;AY = JSR DEC2BN ;AY = 8RK ;CONVERT '-32767' TO 7FFF HEX
LDA ADRS2+1
LDY ADRS2
JSR DEC2BN
BRK
18 = 7 CONVERT '1234' TO 04D2 HEX LDA ADRS1+1 ;AY JSR DEC2BN ;AY BRK ;A ** 4,'1234' 6,'+32767' 6,'-32768' S1 S2 S3 BYTE. BYTE. BYTE . WORD SC0405: ADRS1: ADRS2: ADRS3: 51: 52: 53:

Lower-Case to Upper-Case Translation (LC2UC)

Converts an ASCII lower-case letter to its upper-case equivalent.

Procedure: The program determines from lower-case letter. If it is, the program subtracts 2016 from it, thus converting it to its upper-case equivalent. If it is not, the procomparisons whether the data is an ASCII gram leaves it unchanged.

Execution Time: 18 cycles if the originarcter is valid, fewer cycles otherwise. Program Size: 12 bytes Registers Used: A, P

Data Memory Required: None

Exit Conditions	If the character is an ASCII lower-casc letter, the upper-case equivalent is in the accumulator. If the character is not an ASCII lower-case letter, the accumulator is unchanged.
Entry Conditions	Character in the accumulator.

Examples

. END

 $(A) = 54_{16} (ASCIIT)$ $(A) = 74_{16} (ASCII1)$ 2. Data: Result: 1. Data: (A) = 62₁₆ (ASCII b) (A) = 42₁₆ (ASCII B) Result:

Lower case to upper case translation LC2UC Purpose: Title Name:

Convert one ASCII character to upper case from lower case if necessary. Register A * Lower case ASCII character Entry:

186 JODE CONVERSION

Register A = Upper case ASCII character if A ; is lower case, else A is unchanged.; 18 cycles if A is lower case, less otherwise CHANGE 'a'..'z' into 'A'..'z' BRANCH IF < 'a' BRANCH IF > 'z' CONVERT UPPER CASE A TO UPPER CASE LDA #'A'
JSR LC2UC ;A='A'=41H CONVERT LOWER CASE E TO UPPER CASE 1A='E'=45H Program 12 bytes Data none 1 OF PROGRAM Registers used: A,P SAMPLE EXECUTION: , , z , +1 EXIT #20H Time: Size: END. Exit: RTS CMP BCC CMP BCS SEC SBC SC0407: LC 2UC; EXIT

ASCII to EBCDIC Conversion (ASC2EB)

Converts an ASCII character to its EBCDIC equivalent.

Procedure: The program uses a simple table lookup with the data as the index and address EBCDIC as the base. Printable ASCII characters for which there are no EBCDIC equivalents are translated to an EBCDIC space (4016); nonprintable ASCII

Program Size: Seven bytes, plus 128 bytes for the conversion table. Execution Time: 14 cycles Registers Used: A, P, Y

characters without EBCDIC equivalents translated to an EBCDIC NUL (0016).

Data Memory Required: None

Exit Conditions	EBCDIC equivalent in the accumulator
Entry Conditions	ASCII character in the accumulator.

Examples

$(A) = 2A_{16} (ASCH^*)$	Result: $(A) = SC_{16}$ (EBCDIC*)
3. Data: (4	Result:
Data: (A) = 35 ₁₆ (ASCII 5)	Result: $(A) = F5_{16}$ (EBCDIC 5)
1. Data:	Result:

_	
3	
(FRCD1C	
<u> </u>	
۲	
ū	
Α6	
<	
ľ	
3	
5	
1	
The conf	
ā	

(A) - 7716 (ASCII W)

2. Data:

ASCII to EBCDIC conversion ASC2EB	Convert an ASCII character to its corresponding EBCDIC character	Register A = ASCII character	Register A * EBCDIC character	
Title Name:	Purpose:	Entry:	Exit:	

FEBCDIC 'A' = OCIH

ASCII 'A'

CONVERT ASCII 'A'
LDA #'A'
JSR ASC2EB
BRK

SC0408:

SAMPLE EXECUTION:

FEBCDIC '1' * OFIH

ASCII '1'

fCONVERT ASCII '1'
LDA f'1'
JSR ASC2EB
BRK

FEBCDIC 'a' * 081H

; END PROGRAM

END.

ASCII 'a'

;CONVERT ASCII 'a' LDA ‡'a' JSR ASC2EB BRK

	٠				
Ps. 41		on an the se	IC TABLE UIVALENTS II CHARACTERS ;ASCII ;EBCDIC	#ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII	#BCDIC #ASCII #BCDIC #ASCII #ASCII #BCDIC #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII #ASCII
used: A,P,Y	14 cycles	Program 7 bytes Data 128 bytes for the table	,Y ; USE SURE BIT 7 = 0 ; USE ASCII AS INDEX ,Y ; GET EBCDIC ACTERS FOR WHICH THERE ARE NO EBCDIC SPACE (040H), NON PRI ARE TRANSLATED TO A EBCDIC NU OH STX ETX EOT ENG ACK 00H,000H,0022H,0037H,000H,000H,	DOUBLY, UNDER, OZZER, OZDER, O	0H, 0F1H, 0F2H, 0F3H, 0F4H, 0 8H, 0F9H, 07AH, 05EH, 04CH, 0 BH, 0C1H, 0C2H, 0C3H, 0C4H, 0 1
Registers	Тіле:	Size:	: AND #7FH TAY LDA EBCDIC,Y RTS TO EBCDIC TABLE TABLE ASCII CHARACTE TRANSLATED TO AN EBC NO EQUIVALENTS ARE : NUL SOH . BYTE 000H,000H,		BYTE 07.0 SYTE 08.1 SYTE 09.1 SYTE 0
		on on on th th	ASC2EB: AN TA LD LD ASCII TO ASCII TO ARE TRAN I WITH NO EBCDIC:	day the day day day d	54, 54, 64, 65, 56, 56, 66, 66

Size:

4

EBCDIC to ASCII Conversion (EB2ASC)

Converts an EBCDIC character to its ASCII equivalent.

address ASCII as the base. Printable EBCDIC characters for which there are no ASCII equivalents are translated to an ASCII space (2016); nonprintable EBCDIC charac-Procedure: The program uses a simple lable lookup with the data as the index and

Execution Time: 12 cycles Registers Used: A, P, Y

Program Size: Five bytes, plus 256 bytes for the conversion table.

Data Memory Required: None

ters without ASCII equivalents are translated to an ASCII NUL (0016)

Exit Conditions	
Entry Conditions	

EBCDIC character in the accumulator.

ASCII equivalent in the accumulator.

Examples

(A) = $4E_{16}$ (EBCDIC +) $(A) = 2B_{16} (ASCII +)$ Data: Result: 1. Data: $(A) = 85_{16}$ (EBCDIC e) $(\Lambda) = 65_{16} \text{ (ASCII e)}$ Result

Convert an EBCDIC character to its corresponding ASCII character Register A = EBCDIC character Register A * ASCII character EBCDIC to ASCII conversion EB2ASC 12 cycles Registers used: A,P,Y Purposes Entry: Title Name: Exitr Time

SECOND |
SEC FERCDIC TO ASCII TABLE
FRINTABLE EBCDIC CHARACTERS FOR WHICH THERE ARE NO ASCII EQUIVALENTS
FARE TRANSLATED TO AN ASCII SPACE (020H), NON PRINTABLE EBCDIC CHARACT
FWITH NO EQUIVALENTS ARE TRANSLATED TO A ASCII NUL (000H) ASCII FEBCDIC ASCII ASCII FBCDIC ASCII FBCDIC FBCDIC ASCII Program 5 bytes Data 256 bytes for the table NUL TAB DEL 000H, 000H, 000H, 000H, 000H, 07FH 000н, 000н, 000н, 000н, 000н, 000н, 000н, 000н NEW LINE 000H,000H,000H,000H,000H ооон, ооон, ооон, ооон, ооон, ооон, ооон 000Н, 003Н, 000Н, 000Н, 000Н, 00АН, 000Н, 000Н TAB CR 000H, 000H, 000H, 000H, 000H, 000H 000H, 000H, 000H, 000H, 000H, 000H, 000H, 004H 000н, 000н, 000н, 000н, 000н, 000н, 000н , , 000н, 000н, 000н, 000н, 000н, 000н, 000н нооо, нооон, ооон, ооон, ооон, ооон, ооон, --, ',' , ооон, ооон, ооон, ооон, ооон, ооон ооон, ооон, ооон, ооон, ооон, ооон, ооон h 1 1 1000, ноооч, ооон, ооон, ооон, тт. , т. , т. BRITISH \$. . < (+ | 000H,000H,' ',',',',',' 000H, j, 'K', 'I', 'M', 'n', 'O', 'P' ASCIL, Y ; TRANSLATE 000H, 'a' SPACE BYTE. .BYTE BYTE BYTE. .BYTE BYTE BYTE BYTE BYTE. .BYTE .BYTE .BYTE BYTE. .BYTE BYTE. BYTE BYTE. BYTE BYTE. TAY LDA RTS EB2ASC;

190

; EBCDIC	PASCII	EBCDIC	PASCII.	ASCII	JEBCDIC	IASCII	rescute.	EBCDIC	ASCII) EBCDIC	ASCII)EBCDIC	JASCII	rEBCDIC	ASCII	, EBCDIC	ASCII) EBCDIC	JASCII	1EBCDIC	PASCII	
'g' ,'r' ,000H,000H,000H,000H,000H,000H	0000H,000H,'s','t','u','v','w', 'x'	2 1	, у , , , , , , , , , , , , , , , , , ,	нооо, 1000, 1000, 1000, 1000, 1000, 1000, 1000		000н, 000н, 000н, 000н, 000н, 000н, 000н, 000н		The state of the s	H000, H000, H000, H000, H000, 'I', 'H'		'd', 'O', 'N', 'M', 'I', 'X', 'U', H000		101 , 181 , 000H, 000H, 000H, 000H, 000H, 000H	X X A O L S	.X. ',M.' ,A.' ,A.' ,L.' ,S.'H000'H000		нооо, нооо, нооо, нооо, нооо, та, т,	0 1 2 3 4 5 6 7	10, "1, "2, "3", "4", "5", "6", "7"		нооо'нооо'нооо'нооо'нооо'нооо' .6.	
SYTE.	.BYTE		. BYTE	.BYTE		.BYTE		3116.	BYTE.		BYTE		BYTE		BYTE.		BYTE.		BYTE		. BYTE	

SAMPLE EXECUTION:

SC0409;

;EBCDIC 'A'	#BCDIC '1' = 031H	rEBCDIC 'a' ;ASCII 'a' = 061H	SRAM
	_	10	FEND PROGRAM
CONVERT EBCDIC 'A' LDA #0C1H JSR EB2ASC	BKK CONVERT EBCDIC '1 ' LDA #0F1H JSR EB2ASC BRK	CONVERT EBCDIC LDA #081H JSR EB2ASC BRK	END
	2 7 1 1 8	7118	*

Memory Fill (MFILL)

Places a specified value in each byte of a memory area of known size, starting at a given address.

Procedure: The program fills all the whole pages with the specified value first and then fills the remaining partial page. This approach is faster than dealing with the entire area in

memory than a single loop with a 16 counter. A size of 0000 to causes an exit v one loop, since 8-bit counters can be u instead of a 16-bit counter. The approdoes, however, require somewhat m no memory changed.

Registers Used: All

Execution Time: Approximately 11 cycles per byte plus 93 cycles overhead.

Program Size: 68 bytes

Data Memory Required: Five bytes anywhere in RAM for the array size (two bytes slarting at address ARYSZ), the value (one byte at address VALUE), and the return address (two bytes starting at address RETADR). Also two bytes on page 0 for an array pointer (taken as

1. A size of zero causes an immediate exit with no memory changed. Special Cases:

addresses $00D0_{16}$ and $00D1_{16}$ in the listing).

2. Filling areas occupied or used by the program itself will cause unpredictable results. Obviously, filling any part of page 0 requires caution, since both this routine and most systems programs use that page.

Entry Conditions

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address Less significant byte of area size (in Value to be placed in memory

More significant byte of area size (in bytes) bytes)

Less significant byte of starting address More significant byte of starting address

Exit Conditions

The area from the starting address throu filled with the specified value. The area fil thus starts at BASE and continues throw the number of bytes given by the area siz-BASE + SIZE - 1 (BASE is the start address and SIZE is the area size).

Exaniples

Value - EA ₁₆ (6502 operation code for NOP) Area size (in bytes) - 1C65 ₁₆ Starting address - E34C ₁₆ EA ₁₆ is placed in memory addresses E34C ₁₆ through FFBO ₁₆		a value	s, ss, ory, bytes, ; ess, .			byte plus	0
2. Data:	Menory fill MFILL	Fill an area of memory with a value	TOP OF STACK Low byte of return address, High byte of return address, Value to be placed in memory, Low byte of area size in bytes, High byte of area size in bytes, Low byte of starting address, High byte of starting address	Area filled with value	A1:1	Approximately 11 cycles per byte plus 91 cycles overhead.	Program 60 bytes Data 5 bytes plus 2 bytes in page zero
Date: Value = FF ₁₆ Area size (in bytes) = 0380 ₁₆ Starting address = 1 AE0 ₁₆ Result: FF ₁₆ is placed in memory addresses 1 AE0 ₁₆ through 1 E5F ₁₆ .	Title Name:	Purpose:	Entry:	Exit:	Registers used:	Time:	Size:

ARYPTR: .EQU ODOH ;PAGE ZERO POINTER TO THE ARRAY MFILL: ;POP THE PARAMETERS FROM THE STACK PLA

GET THE RETURN ADDRESS	GET FILL VALUE	GET SIZE OF AREA	GET STARTING ADDRESS OF AREA	RESTORE RETURN ADDRESS	GET VALUE FOR FILL ;X = NUMBER OF PAGES TO DO ;BRANCH IF THE HIGH BYTE OF SIZE = 0	STORE VALUE INCREMENT TO NEXT BYTE BRANCH IF NOT DONE WITH THIS PAGE ADVANCE TO THE NEXT PAGE BRANCH IF NOT DONE WITH THE FULL PAGES	207	GET THE NUMBER OF BYTES IN THIS FINAL P. BRANCH IF LOW BYTE OF SIZE = 0	STORE VALUE FINCREMENT INDEX FDECREMENT COUNTER FIRANCH IF PARTIAL PAGE IS NOT DONE		NUMBER OF BYTES TO INITIALIZE
RETADR RETADR+1	VALUE ,G	ARYSZ ARYSZ+1 ;G	ARYPTR ARYPTR+1 ;G	RETADR+1 RETADR ;R	FULL PAGES FIRST VALUE ARYSZ+1 PARTPG	(ARYPTR),Y; 1 FULLPG; 3 ARYPTR+1; 1 FULLPG; 3 FULLPG; 3 FULLPG; 3 FULLPG; 3 FULLPG; 5	REMAINING PARTIA		(ARYPTR), Y ST		7.1
STA PLA STA	PLA STA	PLA STA PLA STA	PLA STA PLA STA	LDA PHA LDA PHA	; DO THE LDA LDX LDX BEQ BEQ LDY	FOLLEYG: STA 1NY 1NY BNE DEX BNE	DO THE	. 585	STA INY DEX BNE	EXIT; RTS	; DATA ARYSZ; BLOCK VALUE: , BLOCK

196 ARRAY W ULATION

RETADR: BLOCK 2 TEMPORARY FOR RETURN ADDRESS

.

SAMPLE EXECUTION

SC0501;

PUSH STARTING ADDRESS PUSH STARTING ADDRESS PUSH NUMBER OF BYTES PUSH NUMBER OF BYTES PUSH VALUE PUSH VALUE BIG BUFFER WITH EA HEX (NOP) SMALL BUFFER WITH 00 BF 2ADR+1 BF1ADR+1 3F1S2+1 BF 2SZ +1 BF LADR BF2ADR SC0501 BF2SZ BF152 POEAH MFILL MFILL 0 FILL A FILL A

SIZEI: .EQU 47H
SIZEZ: ,EQU 60U0H
BFIADR: .WORD BFI
BFZADR: .WORD BFZ

BFISZ: WORD SIZE1
BFISZ: WORD SIZE1
BFISZ: WORD SIZE2

END.

SIZE1 SIZE2

BLOCK BLOCK

BF1: BF2:

Block Move (BLKMOV)

Moves a block of data from a source area to a destination area.

counters rather than a 16-bit counter, thus the lowest address (this is sometimes called a move left). In either case, the program moves rately from the remaining partial page. This ing memory usage). An arca size (number of Procedure: The program determines if the starting address of the destination area is within the source area. If it is, then working up from the starting address would overwrite est address (this is sometimes called move tion area is not within the source area, the program simply moves the data starting from the data by handling complete pages sepaapproach allows the program to use 8-bit reducing execution time (although increasbytes to move) of 000016 causes an exit with some of the source data. To avoid that probem, the program works down from the highright). If the starting address of the destinano memory changed.

Important Note: The user should be careful if either the source or the destination area includes the temporary storage used by the program itself. The program provides automatic address wraparound (mod 64K), but the results of any move involving the program's own temporary storage are unpredictable.

Registers Used: All

Execution Time: 128 cycles overhead plus 1: following:

1. If data can be moved starting from 1

lowest address (i.e., left):
20 + 4110 • (more significant byte of nurber of bytes to move) + 18 • (less significant by

of number of bytes to move).

2. If data must be moved starting from 1: highest address (i.e., right) because of overlanhighest 42 + 4622 • (more significant byte of nuber of bytes to move) + 18 • (less significant b).

Program Size: 157 bytes

of number of bytes to move).

Data Memory Required: Two bytes anywhere RAM for the length of the move (starting address MVELEN), four bytes on page 0 isource and destination pointers (starting addresses MVSRCE and MVDEST taken addresses 00D01₁₆ and 00D1₁₆ — sour pointer — and addresses 00D2₁₆ and 00D3₁₆, destination pointer — in the listing).

Special Cases:

1. A size (number of bytes to move) of ze causes an immediate exit with no memorehanged.

2. Moving data to or from areas occupied used by the program itself will produce unpred table results. Obviously, moving data to or fripage 0 requires caution, since both this routing most systems programs use that page. Throutine does provide automatic address was around (mod 64K) for consistency, but the unust still approach moves involving page carefully.

PULATION

Order in stack (starting from the top) **Entry Conditions**

More significant byte of return address Less significant byte of number of bytes Less significant byte of return address

More significant byte of number of bytes to move to move

Less significant byte of lowest address of destination area

More significant byte of lowest address of destination area

Less significant byte of lowest address of source area

More significant byte of lowest address of source area

Exit Conditions

DEST, and the lowest address in the source The block of memory is moved from the source area to the destination area, If the the lowest address in the destination area is area is SOURCE, then the area from addresses SOURCE through SOURCE + NBYTES - 1 is moved to addresses DEST number of bytes to be moved is NBYTES, hrough DEST + NBYTES - 1.

Examples

035E₁₆ through 055D₁₆ are moved to 05D₁₆ through 07D0₁₆. C30016 through DE7916 are moved to C94616 through E4BF16 Number of bytes to move = 0200₁₆ Lowest address in destination area The contents of memory locations The contents of memory locations Lowest address in source area = 035E₁₆ Lowest address in source area Lowest address in destination Number of bytes to move area = C94616 - 137A16 - C30016 - 05DI 1. Data: Result: 2. Data: Result:

highest address if the destination area is plex problem than Example 1 because the source and destination areas overlap. If, for instance, the program were simply to move data to the destination area starting from the lowest address, it would initially move the contents of C3001, to C94611. This would destroy the old contents of C94616, which are needed later in the move. The solution to this problem is to move the data starting from the Note that Example 2 presents a more comabove the source area but overlaps it.

High byte of lowest address in destination Low byte of lowest address in source area. High byte of lowest address in source area Low byte of return address, High byte of return address, Low byte of number of bytes to move, High byte of number of bytes to move, Low byte of lowest address in destination (high byte of length * 4622) + (low byte of length * 18) * 4110) + Data moved from source to destination Move data from source to destination (high byte of length * 41 (low byte of length * 18) 2 bytes plus 4 bytes in page zero 102 cycles overhead plus move move left cycles equals 20 + move right cycles equals 42 + Program 146 bytes Data 2 bytes TOP OF STACK Block Move BLKMOV area, area, Registers used: All Purpose: Entry: Title Name: Exit: Time: Size:

SOURCE ADDRESS
DESTINATION ADDRESS PAGE ZERO POINTERS . EQU MVSRCE HVDEST

GET RETURN ADDRESS BLKMOV:

SAVE HIGH BYTE SAVE LOW BYTE PLA TAY PLA TAX

GET NUMBER OF BYTES PLA

```
SUBROUTINE: MVELFT
                                                                                                                                                                                                                                                                                                                                                                                                                         ; DETERMINE IF DESTINATION AREA IS ABOVE SOURCE AREA BUT OVERLAPS
; IT. REMEMBER, OVERLAP CAN BE MOD 64K. OVERLAP OCCURS IF
; STARTING DESTINATION ADDRESS MINUS STARTING SOURCE ADDRESS (MOD 64K)
; IS LESS THAN NUMBER OF BYTES TO MOVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           MOD 64K IS AUTOMATIC - DISCARD CARRY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             COMPARE WITH NUMBER OF BYTES TO MOVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       INO PROBLEM DOING ORDINARY MOVE STARTING AT LOWEST ADDRESS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BRANCH IF NO PROBLEM WITH OVERLAP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   CALCULATE DESTINATION - SOURCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  IDESTINATION AREA IS ABOVE SOURCE AREA BUT OVERLAPS IT MOVE FROM HIGHEST ADDRESS TO AVOID DESTROYING DATA
                                                                                                                                                                                                                                                                                                                         RESTORE HIGH BYTE
                                                                                                                                                                                                                                                                                                                                                             RESTORE LOW BYTE
                                      STORE HIGH BYTE
                                                                                                                                            STORE HIGH BYTE
                                                                                                                                                                                                                                                     STORE HIGH BYTE
    STORE LOW BYTE
                                                                                                         STORE LOW BYTE
                                                                                                                                                                                                                 STORE LOW BYTE
                                                                        STARTING DESTINATION ADDRESS
                                                                                                                                                                            STARTING SOURCE ADDRESS
                                                                                                                                                                                                                                                                                      RESTORE RETURN ADDRESS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        MVDEST+1
MVSRCE+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MVELEN+1
DOLEFT
                                      MVELEN+1
                                                                                                                                            MVDEST+1
                                                                                                                                                                                                                                                 MVSRCE+1
    MVELEN
                                                                                                           MVDEST
                                                                                                                                                                                                                MVSRCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     MVSRCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MVELEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   MVERHT
                                                                         GET
                                                                                                                                                                            GET
                                                                                                                                                                                                                                PLA
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SEC
SBC
TAX
LDA
SBC
TAY
TAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       JSR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       JAP
```

MVELFT

38R

DOLEFT:

RTS

EXIT

```
; AND DESTINATION
; DECREMENT PAGE COUNT
; CONTINUE UNTIL ALL FULL PAGES ARE MOVE!
                                                                                                                                                                                                                       MOVE ONE BYTE; NEXT BYTE; CONTINUE UNTIL 256 BYTES ARE MOVED; ADVANCE TO NEXT PAGE OF SOURCE
                                                                                                                                                                                                                                                                                                                                                                                     0
                                                                                                                                                                                                                                                                                                                                                                                                                                              HOVE BYTE
INEXT BYTE
DECREMENT COUNTER
CONTINUE UNTIL LAST PAGE IS DONE
                                                                                                                                            ;ZERO INDEX
;X= NUMBER OF FULL PAGES TO MOVE
;IF X = 0 THEN DO PARTIAL PAGE
                                                                                                                                                                                                                                                                                                                                                                  GET LENGTH OF LAST PAGE
BRANCH IF LENGTH OF LAST PAGE
REGISTER Y IS 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       . POINT TO LAST PAGE OF SOURCE
PURPOSE: MOVE SOURCE TO DESTINATION STARTING FROM
THE LOWEST ADDRESS
FENTRY: MYSRCE = 2 BYTE LOWEST ADDRESS OF SOURCE AREA
MYDEST = 2 BYTE LOWEST ADDRESS OF DESTINATION AREA
FINALEN = 2 BYTE NUMBER OF BYTES TO MOVE
FEXTY: SOURCE MOVED TO DESTINATION
FEXTY: SOURCE MOVED TO DESTINATION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ENTRY: MVSRCE = 2 BYTE LOWEST ADDRESS OF SOURCE AREA MVDEST = 2 BYTE LOWEST ADDRESS OF DESTINATION AREA MVELEN = 2 BYTE NUMBER OF BYTES TO MOVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   PURPOSE: MOVE SOURCE TO DESTINATION STARTING FROM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               JEXII: SOURCE MOVED TO DESTINATION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     MOVE THE PARTIAL PAGE FIRST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    THE HIGHEST ADDRESS
                                                                                                                                                                                                        (MVSRCE), Y (MVDEST), Y
                                                                                                                                                                                                                                                                                                                                                                                                                              (MVSRCE), Y (MVDEST), Y
                                                                                                                                           #0
MVELEN+1
                                                                                                                                                                                                                                                     MLPAGE
MVSRCE+1
MVDEST+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      MVSRCE+1
MVSRCE+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         MVELEN+1
                                                                                                                                                                                                                                                                                                                                                                MVELEN
MLEXIT
                                                                                                                                                                             MLPART
                                                                                                                                                                                                                                                                                                                    MLPAGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          MLLAST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SUBROUTINE: MVERHT
                                                                                                                                           LDY
LDX
BEQ
                                                                                                                                                                                                                                                                                                                                                                  PEQ
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
STA
INY
DEX
BNE
                                                                                                                                                                                                          LUDA
STA
INY
BRE
INC
DEX
BRE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        CLC
ADC
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         LDA
                                                                                                                            MVELFT:
                                                                                                                                                                                         MLPAGE:
                                                                                                                                                                                                                                                                                                                                                  MLPART:
                                                                                                                                                                                                                                                                                                                                                                                                                MLLAST:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       MLEXIT:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               HVERHT
```

202	\RBAY M	JLATION	
	LDA	MVELEN+1	
	ADC	MVDEST+1 MVDEST+1	; POINT TO LAST PAGE OF DESTINATION
	, MOVE T LDY BEQ	THE LAST PARTIAL MVELEN MRPAGE	PAGE PIRST ;GET LENGTH OF LAST PAGE ;IF Y = 0 THEN DO THE FÜLL PAGES
MRO:	DEY LDA STA	(MVSRCE), Y (MVDEST), Y	;BACK UP Y TO THE NEXT BYTE ;MOVE BYTE
	CPY BNE	#0 MRO	BRANCH IF NOT DONE WITH THE LAST PAGE
MRPAGE	E: LDX BEQ	MVELEN+1 MREXIT	GET HIGH BYTE OF COUNT AS PAGE COUNTER; BRANCH IF HIGH BYTE = 0 (NO FULL PAGES)
MR1:	DEC	MVSRCE+1 MVDEST+1	BACK UP TO PREVIOUS PAGE OF SOURCE ; AND DESTINATION
MR2:	DEY	(MVSR(E), V	, BACK UP Y TO THE NEXT BYTE
	STA	(MVDEST), Y	; MOVE BYTE
	B NE	#U MR1	BRANCH IF NOT DONE WITH THIS PAGE DECREMENT PAGE COUNTER BRANCH IP NOT ALL PAGES ARE MOVED
MREXIT	T: RTS		,
; ; DATA MVELEN	SECTION N BLOCK	2	LENGTH OF MOVE
90, 70 de de de	SAMPLE		EXECUTION: MOVE 0800 THROUGH 097F TO 0900 THROUGH 0A7F

PUSH HIGH BYTE OF DESTINATION PUSH LOW BYTE OF DESTINATION

DEST+1

LDA LDA LDA PHA PHA CDA

DEST

PUSH HIGH BYTE OF SOURCE PUSH LOW BYTE OF SOURCE

SRCE+1 SRCE

SC0502:

HER VALUES STARTING ADDRESS OF SOURCE AREA STARTING ADDRESS OF DESTINATION AREA NUMBER OF BYTES TO MOVE
; TEST DATA, CHANGE TO TEST OTHER VALUES SRCE .WORD 0800H ;STARTII LEN .WORD 0180H ;NUMBER NORD 0180H ;NUMBER END ;PROGRAM
; TEST DATA, CH SRCE .WORD DEST .WORD LEN .WORD

One-Dimensional Byte Array Index (D1BYTE)

 5°

Calculates the address of an element of a byte-length array, given the base address and the subscript (index) of the element.

Procedure: The program simply adds the base address to the subscript. The sum is the address of the element

Data Memory Required: Four bytes anywhere in RAM to hold the return address (two bytes starting at address RETADR) and the subscript (two bytes starting at address SUBSCR). Execution Time: 74 cycles Program Size: 37 bytes Registers Used: All

Entry Conditions Order in stack (starting at the top)

More significant byte of return address Less significant byte of return address

More significant byte of subscript Less significant byte of subscript

Less significant byte of base address of

More significant byte of base address of

Exit Conditions

(A) = More significant byte of address of element (Y) = Less significant byte of address of clement

Examples

1. Data:	Base address = 0E00 ₁₆ Subscript = 012C ₁₆ Address of element = 0E00 ₁₄	2. Data: Result:	Base address = C4Ei ₁₆ Subscript = 02E4 ₁₆ Address of element = C4
	+ 012C16 - 0F2C16.		+ 02E415 - C7C516.

ess of element - C4E1 16 + 02E415 - C7C516.

Given the base address of a byte array and a subscript 'I' calculate the address of $\Lambda\{I\}$ High byte of base address of array High byte of subscript, Low byte of base address of array, One dimensional byte array indexing DIBYTE Register A = High byte of address Register Y = Low byte of address High byte of return address, FOP OF STACK Low byte of return address, Low byte of subscript, 37 bytes
4 bytes Program 37 Data 4 74 cycles Registers used: All Purpose: Entry: Title Name: Exit: Time: Size

DIBYTE:

SAVE RETURN ADDRESS RETADR+1 RETADR SUBSCRIPT ; GET PLA STA PLA STA PLA

55+1 SS PLA STA STA

BASE ADDRESS TO SUBSCRIPT JADD

REGISTER Y = LOW BYTE SS PLA CCLC ADC TAY TAX

SAVE HIGH BYTE IN REGISTER X SS+1

1RESTORE RETURN ADDRESS TO STACK LDA RETADR+1 PHA

,PULATION 206 ARRAY

GET HIGH BYTE BACK TO REGISTER A TEMPORARY FOR RETURN ADDRESS SUBSCRIPT INTO THE ARRAY RESTORE RETURN ADDRESS SAMPLE EXECUTION: RETADR .BLOCK VQ7 TXA RETADR: DATA

1AX = ARY+2 ; = ADDRESS OF ARY(2), WHICH CONTAINS 3 CALCULATE ADDRESS HIGH BYTE HIGH BYTE LOW BYTE LOW BYTE PUSH ARRAY ADDRESS SUBSCRIPT SUBSCR+1 SUBSCR DIBYTE ARYADR 4 ; PUSH LDA PHA LDA PHA JSR LDA PHA LDA PHA

SC0503:

500503

TEST SUBSCRIPT INTO THE ARRAY BASE ADDRESS OF ARRAY TEST DATA, CHANGE SUBSCR FOR OTHER VALUES ARY SUBSCR: .WORD ARYADR: .WORD

1,2,3,4,5,6,7,8 THE ARRAY (8 ENTRIES) BYTE ARY

PROGRAM END

One-Dimensional Word Array Index (D1WORD)

the base address of the array and the address one larger; elements may be organized with either the less significant byte or the more significant byte in the starting ment of a word-length (16-bit) array, given subscript (index) of the element. The element occupies the starting address and the Calculates the starting address of an cle-

subscript by two (using a logical left shift) before adding it to the base address. The sum Procedure: The program multiplies the

RAM to hold the return address (two bytes stining at address RETADR) and the subscript (to bytes starting at address SUBSCR). Data Memory Required: Four bytes anywhere Execution Time: 78 cycles Program Size: 39 bytes

(BASE + 2+SUBSCRIPT) is then the ing address of the clement.

Order in stack (starting at the top) **Entry Conditions**

More significant byte of return address ess significant byte of base address of Less significant byte of return address More significant byte of subscript Less significant byte of subscript

More significant byte of base address of

Exit Conditions

(A) = More significant byte of starting address of element

(Y) = Less significant byte of starting address of element

Examples

Address of first byte of element Base address = A148₁₆ Subscript = 01A9₁₆ I. Data: Result:

occupies addresses A49A₁₆ and A49B₁₆. - A148₁₆ + 2 × 01A9₁₆ - A148₁₆ + 0342₁₆ - A49A₁₆. That is, the word-length element

Base address = C4E0₁₆ Subscript = 0158₁₆ Result:

2. Data:

= C4E0₁₆ + 2 × 015B₁₆ = C4E0₁₆ + 02B6₁₆ = C796₁₆. That is, the word-length element occupies addresses C796₁₆ and C797₁. Address of first byte of element

RETADR+1 RETADR

n. n. n.			, 64 yr. 84	. ••. ••	San Sh	en Ph Ph 9h				******		-			•	
DIWORD	Given the base address of a word array and subscript 'I' calculate the address of A[I]	Low byte of return address, High byte of return address, Low byte of subscript, High byte of subscript, Kow byte of base address of array, High byte of base address of array,	Register A = High byte of address Register Y = Low byte of address	A11	78 cycles	Program 39 bytes Data 4 bytes	DRESS		3.	SUBSCRIPT AND MULTIPLY IT BY 2			SS TO DOUBLED SUBSCRIPT	GIVE NOT 1 & CONTRACTOR	jacotsica i " non bite	SAVE HIGH BYTE IN REGISTER X
Name:	Purpose:	Entry:	Exít:	Registers used:	Time:	Size:	SAVE RETURN ADDRESS	STA RETADR	FLA STA RETADR+1	-	PLA ACI. A	PLA POI.	1ADD BASE ADDRESS PLA	CLC ADC SS	TAY PLA	ADC SS+1

GET HIGH BYTE BACK TO REGISTER A ;EXIT FTHE ARRAY (8 ENTRIES)
ARY: .WORD 0180H,01C0H,0200H,0240H,0280H,02C0H,03E7H,0A34H
.END ;PROGRAM TEMPORARY FOR RETURN ADDRESS SUBSCRIPT INTO THE ARRAY TEST SUBSCRIPT INTO ARY BASE ADDRESS OF ARRAY FRESTORE RETURN ADDRESS PUSH A SUBSCRIPT OF 3
LDA SUBSCR+1
PHA
LDA SUBSCR
LDA SUBSCR
BHA
JSR
DIWORD PUSH ARRAY ADDRESS
LDA ARYADR+1
PHA
LDA ARYADR
PHA SAMPLE EXECUTION: SC0504 3 ARY ;DATA RETADR: .BLOCK SS: .BLOCK TEST DATA SUBSCR: WORD ARYADR: WORD JMP LDA PHA LDA PHA TXA SC0504:

ä

O2BYTE)

Two-Dimensional Byte Array Index (D2BYTE)

the number of columns). The array is assumed to be stored in row major order (that base address of the array, the two subscripts is, by rows) and both subscripts are assumed Calculates the address of an element of a wo-dimensional byte-length array, given the of the element, and the size of a row (that is, to begin at zero.

Procedure: The program multiplies the row size (number of columns in a row) times the subscript. It then adds the sum to the base row subscript (since the elements are stored by rows) and adds the product to the column address. The program performs the multiplication using a standard shift-and-add algorithm (see Subroutine 6H)

Registers Used: All

depending mainly on the amount of time required to perform the multiplication. Execution Time: Approximately 1500 cycles,

Program Size: 119 bytes

(length) of the rows (two bytes starting at address SSISZ), the column subscript (two bytes starting row subscript (two bytes starting at address PROD). Data Memory Required: Ten byles anywhere in memory to hold the return address (two bytes at address SS2), and the product of row size times starting at address RETADR), the row subscript (two bytes starting at address SS1), the size

Entry Conditions Order in stack (starting at the top)

More significant byte of return address Less significant byte of return address

More significant byte of column subscript Less significant byte of column subscript

More significant byte of the size of a row Less significant byte of the size of a row Less significant byte of row subscript

Less significant byte of bass address of array More significant byte of base address of array More significant byte of row subscript

Exit Conditions

(A) = More significant byte of address of (Y) = Less significant byte of address of element

element

Examples

Size of row (number of columns) Base address - 3C00₁₆ Column subscript - 0004₁₆ Row subscript = 000316 - 001816 Data:

The general formula is

= 3C4C₁₆. Thus the address of ARRAY (3,4) $+ 0003_{16} \times 0018_{16} + 0004_{16}$ = $3C00_{16} + 0048_{16} + 0004_{16}$ Address of element = 3C00_{1k} Result:

is 3C4C₁₆.

Base address = 6A4A₁₆ Column subscript = 0035₁₆ Data: 7

 $= 0050_{16}$ Row subscript $= 0002_{16}$

Size of row (number of columns) + $00A\dot{0}_{16}$ + 0035_{16} = $6B1F_{16}$. Thus the address of ARRAY Address of element - 6A4A16 $+0002_{16} \times 0050_{16} + 0035_{16} - 6A4A_{16}$ Result:

(2,35) is 6B1F₁₆.

subscript has the same value. This is also in number of bytes from the starting address an element to the starting address of the ement with the same column subscript but

Two dimensional byte array indexing D2BYTE	Given the base address of a byte array, two subscripts 'I','J', and the size of the first subscript in bytes, calculate the address of A[I,J]. The array is assumed to be stored in row major order [A[0,0], A[0,1],, A[K,L]), and both dimensions are assumed to begin at	zero as in the following Fascal declaration: A:ARRAY[02,07] OF BYTE; TOP OF STACK Low byte of return address, High byte of return address, Low byte of second subscript, High byte of size of first subscript in bytes.
Title Name:	Purpose:	Entry:
Din. Din. Din.	Die der der der der der	

	High byte of base address of array NOTE: The size of the first subscript is the length
Exit:	ഥശ
Registers used:	A11
Time:	Approximately 1500 cycles
Size:	Program 119 bytes Data 10 bytes
SAVE RETURN ADDRESS	DRESS
PLA STA RETADE	
	4
GET SECOND SUBSCRIPT	BSCRIPT
PLA STA SS2	
PLA STA SS2+1	
GET SIZE OF F	FIRST SUBSCRIPT (LENGTH OF A ROW)
STA SS1SZ	
FLA STA SS1S2+1	
GET FIRST SUB	SUBSCRIPT
STA 551	
PLA STA SS1+1	
LTIPLY FIF LGORITHM.	1ST SUBSCRIPT * ROW LENGTH USING THE SHIFT AND ADD THE RESULT WILL BE IN SSI 1PARTIAL PRODUCT * ZERO INITIALLY
STA PROD STA PROD+1 LDX #17	NUMBER OF SHIFTS = 17
21	

SAMPLE EXECUTION:

= ARY + (2*8) + 4= ARY + 20 (CONTENTS ARE 21) CALCULATE ADDRESS
FOR THE INITIAL TEST DATA
AX = ADDRESS OF ARY (2,4) PUSH SIZE OF FIRST SUBSCRIPT SUBS SSUBSI+1 SECOND SUBSCRIPT FIRST SUBSCRIPT PUSH ARRAY ADDRESS ARYADR+1 SUBS2+1 SUBS1+1 SC0505 DZBYTE SSUBSI ARYADR SUBS2 SUBS1 PUSH: JMP 207 CDA CDA LDA 207 2 PHA SC0505:

DATA
SUBSI: WORD 2 ;SUBSCRIPT 1
SSUBSI: WORD 8 ;SIZE OF SUBSCRIPT 1
SSUBSI: WORD 4 ;SUBSCRIPT 2
ARYADR: WORD ARY ;ADDRESS OF ARRAY

THE ARRAY (3 ROWS OF 6 COLUMNS)

ARY: ... BYTE 1 ,2 ,3 ,4 ,5 ,6 ,7 ,8

BYTE 9 ,10,11,12,13,14,15,16

BYTE 17,18,19,20,21,22,23,24

. END ; PROGRAM

Two-Dimensional Word Array Index (D2WORD)

Calculates the starting address of an element of a two-dimensional word-length (16-bit) array, given the base address of the array, the two subscripts of the element, and the size of a row in bytes. The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at zero.

Procedure: The program multiplies the row size (in bytes) times the row subscript (since the elements are stored by row), adds the product to the doubled column subscript (doubled because each element occupies two bytes), and adds the sum to the base address. The program uses a standard shift-and-add algorithm (see Subroutine 6H) to multiply.

Registers Used: All

Execution Time: Approximately 1500 cycle depending mainly on the amount of timequired to perform the multiplication of rows: in bytes times row subscript.

Program Size: 121 bytes

Data Memory Required: Ten bytes anywhere

Data Memory Hequired: Lch bytes anywhere memory to hold the return address (two bytes starting at address RETADR), the row subscript (two bytes starting at address SS1), the row sin bytes (two bytes starting at address SS1S7 the column subscript (two bytes starting address SS2), and the product of row size tim row subscript (two bytes starting at addre PROD).

Entry Conditions

Order in stack (starting at the top)

Less significant byte of return address More significant byte of return address Less significant byte of column

subscript More significant byte of column subscript Less significant byte of size of rows (in bytes)

More significant byte of size of rows (in bytes)

Less significant byte of row subscript More significant byte of row subscript

Less significant byte of base address of array

More significant byte of base address of

Exit Conditions

(A) = More significant byte of starting address of element

(Y) = Less significant byte of starting address of element

The element occupies the address in A) and the next higher address.

and both dimensions are assumed to begin at zero as in the following Pascal declaration:
A:ARRAY[0..2,0..7] OF WORD;

Entry:

Examples

Base address = 5E14₁₆ Column subscript = 0008₁₆ Size of a row (in bytes) = 001C₁₆ (i.e., each row has 0014₁₀ or 000E₁₆ word-length elements) Row subscript = 0005 to l. Data:

The general formula is

Starting address of element
= 5E14₁₆ + 0005₁₆ ×
001C₁₆ + 0008₁₆ × 2 = 5E14₁₆
+ 008C₁₆ + 0010₁₆ = 5EB0₁₆.
Thus, the starting address of ARRAY (5,8) is SEBO16 and Result:

(i.e., each row has 4 word-length Base address = B100₁₆ Column subscript = 0002₁₆ Size of a row (in bytes) = 0008₁₆ Row subscript = 000616 elements) 1)3(8:

7

Starting address of element Result:

 $\begin{array}{l} - \text{B100}_{16} + 0006_{16} \\ \times 0008_{16} + 0002_{16} \times 2 - \text{B100}_{16} \\ + 0030_{16} + 0004_{16} - \text{B134}_{16}. \end{array}$ addresses B13416 and B13516. ARRAY (6,2) is B13416 and Thus, the starting address of the element occupies

 BASE ADDRESS OF ARRAY
 ROW SUBSCRIPT × SIZE OF ROW
 COLUMN SUBSCRIPT × 2 STARTING ADDRESS OF ELEMENT the element occupies addresses SEB0₁₆ and SEB1₁₆.

May byte of size of first subscript in bytes, High byte of size of first subscript in bytes, Low byte of first subscript, High byte of first subscript, Low byte of base address of array,

High byte of second subscript, Low byte of second subscript, High byte of return address, TOP OF STACK Low byte of return address,

High byte of base address of array

Register A * High byte of address Register Y * Low byte of address

Approximately 1500 cycles

Registers used: ALL

Time:

Exita

imum column index) would require extra Note that one parameter of this routine is the size of a row in bytes. The size in the case of word-length elements is the number of columns (per row) times two (the size of an element). The reason why we chose this parameter rather than the number of columns or the maximum column index is that this parameter can be calculated once (when the array bounds are determined) and used whenever the array is accessed. The alternalive parameters (number of columns or maxcalculations as part of each indexing opera-

```
SECOND SUBSCRIPT AND MULTIPLY BY 2 FOR WORD-LENGTH ELEMENTS
Program 121 bytes
Data 10 bytes
                                                                                                                                                                                                                SIZE OF FIRST SUBSCRIPT
                                                                      RETURN ADDRESS
                                                                                                             RETADR+1
                                                                                          RETADR
                                                                                                                                                                                            552+1
                                                                                                                                                                                                                                   SSISZ
                                                                                                                                                    A
SS2
                                                                     SAVE
 S12e:
                                                                                                                                                                                                                GET
                                                                                                                                GET
                                                                                                                                                                                                                                             PLA
                                                                                          STA
                                                                                                                                                    ASL
                                                                                                                                                              STA
                                                                                                                                                                                                                          P.L.A
                                                                                                                                                                                                                                   STA
                                                            D2WORD:
```

GET FIRST SUBSCRIPT

551

551+1

Given the base address of a word array, two subscripts 'I', 'J', and the size of the first subscript in bytes, calculate the address of A[I,J]. The array is assumed to be stored in row major order (A[0,0], A[0,1],..., A[K,L]),

Purpose:

Two dimensional word array indexing D2WORD

Title Name: 55152+1

;TEMPORARY FOR RETURN ADDRESS;SUBSCRIPT 1;SIZE OF SUBSCRIPT 2;SUBSCRIPT 2;TEMPORARY FOR THE MULTIPLY

RETADR: .BLOCK SS1: .BLOCK SS1S2: .BLOCK SS2: .BLOCK PROD: .BLOCK

AND ADD

SAMPLE EXECUTION:

	, MULTIP	IRST	*
	; ALGORITHM.	THM. THE RESULT	WILL BE IN SSI
	STA	PROD	ON37 =
	STA	PROD+1	
	rDX	#17	NUMBER OF SHIFTS = 17
MIII.I.D.	CIC		
	ROR	PROD+1	SHIFT PARTIAL PRODUCT
	ROR	PROD	
	ROR	SS1+1	SHIFT MUCTIPLIER
	ROR	SSI	
) (1) (1)	Tu yan	SADD MILTIPLICAND TO PARTIAL PRODUCT
	LDA	55152	: IF NEXT BIT OF MULTIPLIER IS 1
	ADC	PROD	ŀ
	STA	PROD	
	LDA	1+25155	
	ADC	PROD+1	
	STA	PROD+1	
DECCNT:			
	DEX		
	BNE	MULLP	
	;ADD IN	THE SECOND	SUBSCRIPT DOUBLED
	נוני	700	
	ر 4 ر	663	
	3 C	200	
	STA	551	
	P C	551+1	
	ADC	552+1	
	STA	SS1+1	
	ADD BA	BASE ADDRESS TO FORM	RM THE FINAL ADDRESS
	CIC		
	ADC	551	
	TAY		REGISTER Y * LOW BYTE
	PLA		
	ADC	551+1	
	TAX		SAVE HIGH BYTE IN REGISTER X
	RESTORE		TO STACK
	VOT	RETADR+1	
* 1	PHA	PETADE	
	PHA		IRESTORE RETURN ADDRESS
	TXA		GET HIGH BYTE BACK TO REGISTER A
	RTS		

		SUBSCRIPT		CALCULATE ADDRESS FOR THE INITIAL TEST DATA AN ESTARTING ADDRESS OF ARY(2,4) EARY + (2*16) + (4*2) EARY + 40 ARY + 40 ARY + 40	SUBSCRIPT 1 FSIZE OF SUBSCRIPT 1 FSUBSCRIPT 2 FADDRESS OF ARRAY
ARRAY ADDRESS ARYADR+1 ARYADR	FIRST SUBSCRIPT SUBS1+1 SUBS1	SIZE OF FIRST SUBS SSUBS1+1 SSUBS1	SECOND SUBSCRIPT SUBS2+1 SUBS2		SCUSU6 12 16 4 ARY
; PUSH LDA PHA LDA PHA	PUSH LDA PHA LDA PHA	PUSH LDA PHA LDA PHA	PUSH LDA PHA LDA PHA	JSR BRK	.word
SC0506:				-	; DATA ; DATA SUBS1; SSUBS1: SUBS2; ARYADR;

THE ARRAY (3 ROWS OF 8 COLUMNS)

, DATA

220 ARRAY JIPULATION

ARY: WORD 0100H,0200H,0300H,0400H,0500H,0600H,0700H,0800H .WORD 0900H,1000H,1100H,1200H,1300H,1400H,1500H,1500H,1600H .WORD 1700H,1800H,1900H,2000H,2100H,2300H,2300H,2400H

.END ; PROGRAM

N-Dimensional Array Index (NDIM)

Calculates the starting address of an element of an N-dimensional array given the base address and N pairs of sizes and subscripts. The size of a dimension is the number of bytes from the starting address of an element to the starting address of the element with an index one larger in the dimension but the same in all other dimensions. The array is assumed to be stored in row major order (that is, organized so that subscripts to the right change before subscripts to the left).

Note that the size of the rightmost subscript is simply the size of the elements (in bytes); the size of the next subscript is the size of the elements times the maximum value of the rightmost subscript plus 1, etc. All subscripts are assumed to begin at zero; otherwise, the user must normalize the subscripts (see the second example at the end of the listing).

Procedure: The program loops on each dimension, calculating the offset in that dimension as the subscript times the size. If the size is an easy case (an integral power of 2), the program reduces the multiplication to

Registers Used: All

Execution Time: Approximately 1100 cycles dimension plus 90 cycles overhead. Depenainly on the time required to perform multiplications.

Program Size: 192 bytes

Data Memory Required: Eleven bytes anywhim memory to hold the return address (two by in memory to hold the return address (two by

starting at address RETADR), the curr

the accumulated offset (two bytes starting address OFFSET), the number of dimensi-

(one byte at address NUMDIM), and the prod of size times subscript (two bytes starting

current size (two bytes starting at address SIZ

subscript (two bytes starting at address SS),

address PROD).

Special Case: If the number of dimensions zero, the program returns with the base addrin registers A (more significant byte) and Y (1 significant byte).

left shifts. Otherwise, it performs multiplication using the shift-and algorithm of Subroutine 6H. Once the gram has calculated the overall offset, it that offset to the base address to obtai starting address of the element.

Entry Conditions

Order in stack (starting at the top)

Less significant byte of return address More significant byte of return address Number of dimensions

Less significant byte of size of rightmosl dimension

More significant byte of size of right most dimension

Less significant byte of rightmost subscript More significant byte of rightmost subscript

. Less significant byte of size of leftmost dimension More significant byte of size of leftmost dimension

Less significant byte of leftmost subscript

subscript
More significant byte of leftmost
subscript

Less significant byte of base address of array
More significant byte of base address of

Exit Conditions

(A) = More significant byte of address of element

(Y) = Less significant byte of address of element

The element occupies memory addresses from the calculated starting address through that address plus the rightmost subscript minus 1. That is, the element occupies memory addresses START through START + SIZE — 1, where START is the calculated address and SIZE is the size of an element in bytes.

Example

Base address = 3C00₁₆ Number of dimensions = 0.3₁₆ Rightmost subscript = 0005₁₆ Rightmost size = 0003₁₆ (3-byte entries) Middle subscript = 0003₁₆

Kightmost size = 000.1_k (3-0yte entries)
Middle subscript = 0003_{1k}
Middle size = 0012_{1k} (six 3-byte entries)
Leftmost subscript = 0004_{1k}
Leftmost size = 007E_{1k} (seven sets of six 3-byte entries)

Result: Address of entry = 3C00₁₆ + 0005₁₆ × 0003₁₆ + 0003₁₆ + 00003₁₆ + 00001₁₆ + 00004₁₆ × 007E₁₆ = 3C00₁₆ + 000F₁₆ + 0036₁₆ + 01F8₁₆ = 3E3D₁₆.

That is, the element is ARRAY (4,3,5); it occupies addresses 3E3D₁₆, through 3E3F₁₆. The maximum values of the various subscripts are 6 (leftmost) and 5 (middle). Each element consists of three

The general formula is
STARTING ADDRESS - BASE ADDRESS
N - 1

SUBSCRIPT, × SIZE,

N is the number of dimensions SUBSCRIPT, is the ith subscript SIZE, is the size of the ith dimension

Note that we use the sizes of each dimination as parameters to reduce the number repetitive multiplications and to general the procedure. The sizes can be calculated and saved) as soon as the bounds of array are known. Those sizes can then used whenever indexing is performed on the array. Obviously, the sizes do not change the bounds are fixed and they should not recalculated as part of each indexing operition. The sizes are also general, since the coments can themselves consist of any numbers.

N dimensional array_indexing NDIM	Calculate the address of an element in a N dimensional array given the base address, N pairs of size in bytes and subscript, and the number of dimensions of the array. The array is assumed to be stored in row major order (A [0,0,0],A[0,0,1],,A[0,1,0],A[0,1,1], Also it is assumed that all dimensions begin at 0 as in the following Pascal declaration: A:ARRAY [010,03,05] OF SOMETHING	TOP OF STACK Low byte of return address, High byte of return address, Number of dimensions, Low byte of size (dim N-1) in bytes, High byte of size (dim N-1) in bytes, Low byte of subscript (dim N-1), High byte of subscript (dim N-1),
Title Name:	Pur pose:	Entry:
* * * * *	ps, dec dos des des des des des des	on the ten on the ten on the ten

```
IF SIZE IS POWER OF 2 OR 8 (EASY MULTIPLICATIONS - SHIFT ONI SIZE+1 ;HIGH BYTE = 0 ?BIGSZ ;BRANCH IF SIZE IS LARGE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             NOT THROUGH ALL EASY ELEMENTS
SIZE IS NOT EASY
                                                                                                                                                                                                                                                                                                           RETURN THE ADDRESS WHICH IS IN OFFSET
                    OFFSET := OFFSET + (SUBSCRIPT * SIZE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        SIZE IS AN EASY ELEMENT INDEX
                                             DECREMENT NUMBER OF DIMENSIONS CONTINUE THROUGH ALL DIMENSIONS
                                                                                                                                                                                          GET HIGH BYTE OF BASE + OFFSET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Y=INDEX INTO EASY ARRAY
                                                                                                                                                                ADD LOW BYTE OF OFFSET
                                                                                                            CALCULATE THE STARTING ADDRESS OF THE ELEMENT; OFFSET = BASE + OFFSET
                                                                                                                                        GET LOW BYTE OF BASE
                                                                                                                                                                                                                                                                                                                                                                                                    FURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
FUTRY: OFFSET = CURRENT OFFSET
SUBSCRIPT = CURRENT SUBSCRIPT
SIZE = CURRENT SIZE OF THIS DIMENSION
FEXIT: OFFSET = OFFSET + (SUBSCRIPT * SIZE);
REGISTERS USED: ALL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   COUNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       BRANCH IF S
INCREMENT I
DECREMENT C
BRANCH IF N
BRANCH IF S
                                                                                                                                                                                                                                          RESTORE RETURN ADDRESS AND EXIT LDA RETADR+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            EASYAY,Y
ISEASY
                                                                                                                                                                                                        OFFSET+1
OFFSET+1
                                                                                                                                                                                                                                                                                                              OFFSET+1
OFFSET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SZEASY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                EASYLP
BIGSZ
                                                NUMDIM
LOOP
                                                                                                                                                                               OFFSET
                                                                                                                                                                                                                                                                                      RETADR
                                                                                                                                                                   OFFSET
                       NXTOFF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          SIZE
55+1
                                                                                                                                                                                                                                                                                                                                                                                          SUBROUTINE NXTOFF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CHECK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          LDY
LDY
LDX
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               CHP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BEQ
INY
DEX
BNE
BEQ
BEQ
                                                                                                                                                      CLC
ADC
STA
PLA
ADC
STA
                                                                                                                                                                                                                                                                       PHA
LDA
PHA
LDA
LDY
RTS
                                                DEC
                         JSR
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  EASYLP:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               NXTOFF:
                                                                                                    ADBASE:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ASSUME THERE IS A BASE ADDRESS EVEN I IF THERE ARE NO DIMENSIONS
                                                                                                                                                                                             Approximately 1100 cycles per dimension plus 90 cycles overhead.
                                                    High byte of size (dim 0) in bytes, Low byte of subscript (dim 0), High byte of subscript (dim 0), Low byte of base address of array, High byte of base address of array,
                                       Low byte of size (dim 0) in bytes,
                                                                                                                                                                                                                                                                                                                                                                                                                          GET NUMBER OF DIMENSIONS
                                                                                                                                Register A = High byte of address
Register Y * Low byte of address
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        1 LOOP ON EACH DIMENSION
1 DOING OFFSET := OFFSET + (SUBSCRIPT * SIZE)
                                                                                                                                                                                                                                                                                                                                                                                     SAVE RETURN ADDRESS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      CHECK FOR ZERO DIMENSIONS JUST IN CASE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             POP SUBSCRIPT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              POP SIZE
                                                                                                                                                                                                                                          Program 192 bytes
Data 11 bytes
                                                                                                                                                                          Registers used: All
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   OFFSET+1
                                                                                                                                                                                                                                                                                                                                                                                          RETADR+1
                                                                                                                                                                                                                                                                                                                                       POP PARAMETERS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ADBASE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        NUMDIM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       S12E+1
                                                                                                                                                                                                                                                                                                                                                                                                                                NUMBIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    OFFSET
                                                                                                                                                                                                                                                                                                                                                                 RETADR
                                                                                                                                                                                                                                                                                                                                                                                                                                                         0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              SIZE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               SS
                                                                                                                                                                                                                                                                                                                                                                                                                                                            OFFSET
                                                                                                                                                                                                       Time:
                                                                                                                                                                                                                                                Size:
                                                                                                                                         Exit:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PLA
STA
PLA
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PLA
STA
PLA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           LDA
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                                      PLA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Š
                                                                                                                                                                                                                                                                                                                            NDIM:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       LOOP
```

**	2 ;SIZE OF AN 2 ;TEMPORARY 1 ;NUMBER OF 2 ;TEMPORARY ON:	11,3,0] DS OF ARRAY 1 ARE ALL ZERO IT IS NOT WALIZE THEM OF ARRAY 1	SIZE FOR DIMENSION 1 SIZE FOR DIMENSION 2	
BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE	SIZE: OFFSET: NUMDIM: PROD: ; SAMPLE ;	; PROGRAM SECTION SC0507: ; FIND ADDRESS OF AY1[1,3,0] ; SINCE LOWER BOUNDS OF ARRAY ; NECESSARY TO NORMALIZE THEM ; PUSH BASE ADDRESS OF ARRAY 1 LDA AY1ADR+1 PHA LDA AY1ADR PHA	JPUSH SUBSCRIPT AND SIZE LDA #0 PHA LDA #1 PHA LDA #0 PHA LDA #0 PHA LDA #0 PHA LDA #1SZI PHA LDA #0 LDA #0 LDA #1SZI LDA #0	PHA LDA #3 PHA LDA #0 PHA #1S22 PHA #A1S22
SUBSCRIPT CAN BE PERFORMED WITH A SHIFT LEFT SHIFT LEFT LOW BYTE SHIFT LEFT HIGH BYTE CONTINUE UNIL DONE DONE SO AND OFFER A CHECKET		;SHIFT MULTIPLIER ;SHIFT MULTIPLIER ;ADD MULTIPLICAND TO PARTIAL PRODUCT ; IF NEXT BIT OF MULTIPLIER IS 1	ADD LOW BYTES	SHIFT FACTOR 10 11
#0 ADDOFF SMENT SIZE * SS SS+1 SHL	LE IS NOT AN EASTERND FROD PROD+1	PROD+1 PROD SS+1 SS DECCNT SIZE PROD PROD PROD SIZE+1 PROD+1	MULLP SS OFFSET OFFSET SS+1 OFFSET+1	4 4 5 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5
ISEAS): CPY BEQ BEQ SHL: ASL BOL BEY BRE BRE	BIGS2: 1517 1 EDA 1518	ROR ROR ROR ROR BCC CLC LDA ADC ADC STA ADC STA	DECCNT: DEX BNE BNE CCC ADC ADC STA ADC STA STA	RTS EASYAY: BYTE BYTE BYTE

```
CALCULATE ADDRESS OF AY2[-1,6]

SINCE LOWER BOUNDS OF AY 2 DO NOT START AT 2.2RO THE SUBSCRIPTS
HUST BE NORMALIZED
PUSH BASE ADDRESS OF ARRAY 2
                                                                                                                                                           ;CALCULATE ADDRESS
;AY = STARTING ADDRESS OF ARY1(1,3,0);
; = ARY + (1*126) + (3*21) + (0*3);
; = ARY + 189
                                                                                                                                                                                                                                                                                                                                         - LOWER BOUND) AND SIZE FOR DIMENSION 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  - LOWER BOUND) AND SIZE FOR DIMENSION 2
                                                                                                                                                                                                                                                                                                                                                                                               BYTE OF -1 SUBSCRIPT
BYTE OF A2DIL
PUSH SUBSCRIPT AND SIZE FOR DIMENSION 3
                                                                                                                                                                                                                                                                                                                                                                                                                       HIGH BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PUSH HIGH BYTE
                                                                                                                                                                                                                                                                                                                                                                                     LOW BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                              PUSH LOW BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               SAVE LOW BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PUSH LOW BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                      PUSH
                                                                                                                                                                                                                                                                                                                                                                                     SAVE
                                                                                                                                                                                                                                                                                                                                                                                                 HIGH
                                                                                                                                                                                                                                                                                                                                                                                                            HIGH
                                                                                                                NUMBER OF DIMENSIONS FAIDIM
                                                                                                                                                                                                                                                                                                                                        (SUBSCRIPT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  (SUBSCRIPT
                                                                                                                                                                                                                                                                                AY 2ADR+1
                                                                              A1523
                                                                                                                                                                                                                                                                                                      AY 2ADR
                                                                                                                                                                                                                                                                                                                                                                          1A2DIE
                                                                                                                                                                                                                                                                                                                                                                                               #OFFH
#UFFH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 #A2521
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    #A2D2E
                                                                                                                                                             MIQN
                                                                                                                                                                                                                                                                                                                                                      7
                               0
                                                       9
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              9
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   9
                                                                                                                                                                                                                                                                                                                                                    LLDA
SEC
SEC
TAX
LDA
LDA
SEC
PHA
PHA
PHA
PHA
LDA
                                 ZOY
Coy
                                                        S
                                                                                                                          LDA
                                                                                                                                                                                                                                                                                                      LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             LDA
SEC
SBC
TAX
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         LUDA
SBC
PHA
TXA
PHA
LDA
```

```
0 .. 3 , 0 .. 6 ; NUMBER OF DIMENSIONS OF ARRAY 1 ; LOW BOUND OF ARRAY 1 DIMENSION 1 ; LOW BOUND OF ARRAY 1 DIMENSION 1 ; LOW BOUND OF ARRAY 1 DIMENSION 2 ; HIGH BOUND OF ARRAY 1 DIMENSION 2 ; HIGH BOUND OF ARRAY 1 DIMENSION 3 ; LOW BOUND OF ARRAY 1 DIMENSION 5 ; LEE OF AN ELEMENT IN DIMENSION ((AIDZH-AIDZL)+1)*AISZ 2 ; SIZE OF AN ELEMENT IN DIMENSION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   AYI : ARRAY[AlDIL..AlDIH, AlD2L..AlD2H, AlD3L..AlD3H] OF THREE BYTE ELEMEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   110; HIGH BOUND OF ARRAY 2 DIMENSION 2; LOW BOUND OF ARRAY 2 DIMENSION 2; HIGH BOUND OF ARRAY 2 DIMENSION 2; HIGH BOUND OF ARRAY 2 DIMENSION 3; SIZE OF AN ELEMENT IN DIMENSION 3; SIZE OF AN ELEMENT AND 3; SIZE OF AND 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      LOW BOUND OF ARRAY 2 DIMENSION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          NUMBER OF DIMENSIONS OF ARRAY 2
                                                                                                                                                                                                                                                                                                                CALCULATE ADDRESS
1AX = STARTING ADDRESS OF ARY1 (-1,6)
1 = ARY + (((-1) - (-5))*18) + ((6 - 2)*2)
1 = ARY + 80
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ((Aldin-Aldin)+1) *Alszi ; THE ARRAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1AYZ : ARRAY[AlD1L..AlD1H,AlD2L..AlD2H] OF WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ADDRESS OF ARRAY ADDRESS OF ARRAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       . 10 1
                                                                                                                                                           DIMENSIONS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      PROGRAM
                                                                                                                                                           NUMBER OF
#A2DIM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       SC0507
                                    1A2S22
                                                                                                                                                                                                                                                                                                                       NDIM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       AY1
AY2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              BLOCK.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          BLOCK.
                                                                                                                                                           PUSH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           WORD.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               . WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          . Eou
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   . E00
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          .E00
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Eou.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           . Eou
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               . EOU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  . EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          . EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      . EQU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              . EQU
                                                                                                                                                                                                                                                                                                                   JSR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       JMP
PHA
LDA
PHA
                                                                                                                                                                                                                                       PHA
                                                                                                                                                                                                   SOA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       AY LADR:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  AY 2ADR:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Albit
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Aldim:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       A2DIM;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          A2SZ2:
A2SZ1:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       AlblH;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  A2D1L:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Ald2L:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Ald 2H:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   A1521;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          A2D1H;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               AlD3L;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Alb3H;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           A1523:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               A1522:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  A2D2L:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      A2D2H:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   DATA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           AY1:
```

16 bit addition ADD16

Title Name:

Add 2 16 bit signed or unsigned words and return

Purpose:

a 16 bit signed or unsigned sum.

TOP OF STACK

Entry:

Low byte of return address, High byte of return address, Low byte of operand 2, High byte of operand 2, Low byte of operand 1, High byte of operand 1

Sum = operand 1 + operand 2 TOP OF STACK

Exit:

High byte of sum Low byte of sum,

Program 38 bytes Data 4 bytes

80 cycles

Time: Size:

Registers used: A,P,Y

4 bytes

usual 6502 style with the less significant byte the stack and places the sum at the top of the stack, All 16-bit numbers are stored in the Adds two 16-bit operands obtained from on top of the more significant byte.

flag initially and adds the operands one byte Procedure: The program clears the Carry at a time, starting with the less significant bytes. It sets the Carry flag from the addition of the more significant bytes.

Registers Used: A, P, Y

Execution Time: 80 cycles Program Size: 38 bytes

memory for the second operand (two bytes starting at address ADEND2) and the return address (two bytes starting at address RETADR). Data Memory Required: Four bytes anywhere in

Entry Conditions

Order in stack (starting from the top)

Less significant byte of return address

More significant byte of return address

More significant byte of first operand Less significant byte of first operand

More significant byte of second operand Less significant byte of second operand

Exit Conditions

Order in stack (starting from the top)

Less significant byte of sum

More significant byte of sum

Examples

First operand = 03E116 1. Data:

Second operand = 07E414

Result:

Sum = 0BC516 Carry - 0

Result:

Sum = 3C3E16

Carry - 1

Second operand - 97Elis

First operand - A45D16

Data: 7

SAVE THE RETURN ADDRESS

ADD16:

RETADR+1 RETADR PLA STA

GET ADDEND 2 5.5

ADEND2+1 ADEND2 STA PLA STA SUM ADDEND 2 WITH ADDEND 1

ADEND2

SAVE LOW BYTE OF SUM

ADEND2+1 PLA CCCC ADC ADC TAY PLA ADC PUSH THE SUM

PUSH HIGH BYTE

```
TEMPORARY FOR ADDEND 2 TEMPORARY FOR RETURN ADDRESS
                                                                                                                                                                                                                                                                                                                                                                     A = HIGH BYTE, Y = LOW BYTE
                                                                                                                                                                                                                                                                                                                                                                                                     TEST DATA, CHANGE FOR DIFFERENT VALUES
OPRND1 .WORD 1023
PUSH LOW BYTE
                     PUSH RETURN ADDRESS AND EXIT
                                                                                                                                                                                                                            SUM OPRND1 + OPRND2
LDA OPRND1+1
PHA OPRND1
LDA OPRND1
LDA OPRND2+1
PHA OPRND2+1
LDA OPRND2
                                                                                                                                                                                                                                                                                                                                                                                                                                                  PROGRAM
                                                                                                                                                                SAMPLE EXECUTION
                                 RETADR+1
                                                                                                                                                                                                                                                                                                                                                                                   SC0601
                                                                                                                                                                                                                                                                                                                             ADD16
                                                      RETADR
                                                                                                                                                                                                                                                                                                                                                                                                                  1023
123
                                                                                                           ADEND2: .BLOCK
RETADR: .BLOCK
                                                                                                                                                                                                                                                                                                                                                                                                                             . WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                  GND.
                                                                                                                                                                                                                                                                                                                               JSR
PLA
TAY
                                           PHA
LDA
PHA
RTS
                                 PA
                                                                                                                                                                                                                       SC0601;
                                                                                                                                                                                                                                                                                                                                                                                                                              OPRND2
                                                                                                  DATA:
```

16-Bit Subtraction (SUB16)

the top of the stack. All 16-bit numbers are Subtracts two 16-bit operands obtained from the stack and places the difference at stored in the usual 6502 style with the less byte. The subtrahend (number to be subtracted) is stored on top of the minuend (number from which the subtrahend is subtracted). The Carry flag acts as an significant byte on top of the more significant inverted borrow, its usual role in the 6502.

(the inverted borrow) initially and subtracts Procedure: The program sets the Carry flag the subtrahend from the minuend one byte at

Data Memory Required: Four bytes anywhere ir memory for the subtrahend (two bytes starting a address SUBTRA) and the return address (two bytes starting at address RETADR). Execution Time: 80 cyclcs Registers Used: A, P, Y Program Size: 38 bytes

a time, starting with the less significant by: It sets the Carry flag from the subtraction the more significant bytes.

Entry Conditions Order in stack (starting from the top)	Exit Conditions Order in stack (starting from
Less significant byte of return address	Less significant byte of
More significant byte of return address	- subtrahend)
Less significant byte of subtrahend	More significant byte of
More significant byte of subtrahend	- subtrahend)
Less significant byte of minuend More significant byte of minuend	

ant byte of difference (minute

(starting from the top)

cant byte of difference (minuc

S
0
Ε
Œ
×
ш

Data:	Data: Minuend = A45D ₁₆ Subtrahend = 97E1 ₁₆	2. Data:	 Data: Minucold = UJE1₁₆ Subtrahend = 07E4₁₆
Result:	Result: Difference - Minuend - Subtrahend - 0C7C ₁₆ Carry - 1 (no borrow)	Result	Result: Difference = Minuend - Subtrahen = FBFD ₁₆ Carry = 0 (borrow generated)

2

```
Subtract 2 16 bit signed or unsigned words and return a 16 bit signed or unsigned difference.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      SAVE LOW BYTE OF THE DIPFERENCE
                                                                                                                                                                                                                                   Difference = minuend - subtrahend
TOP OF STACK
Low byte of difference,
High byte of difference
                                                                                                                                    Low byte of return address, High byte of return address, Low byte of subtrahend, High byte of subtrahend, Low byte of minuend, High byte of minuend
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PUSH HIGH BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      PUSH LOW BYTE
16 bit subtraction
SUB16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SUBTRACT SUBTRAHEND FROM MINUEND
                                                                                                                                                                                                                                                                                                                                                                Program 38 bytes
Data 4 bytes
                                                                                                                        TOP OF STACK
                                                                                                                                                                                                                                                                                                                                     80 cycles
                                                                                                                                                                                                                                                                                                                                                                                                                                                 SAVE THE RETURN ADDRESS
                                                                                                                                                                                                                                                                                                        Registers used: A,P,Y
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              PUSH THE DIFFERENCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      RETADR+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        SUBTRA+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SUBTRA+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  GET SUBTRAHEND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             RETADR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              SUBTRA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             SUBTRA
                                                                                  Purpose:
                                                                                                                           Entry:
                                                                                                                                                                                                                                                                                                                                    Time:
                                                                                                                                                                                                                                                                                                                                                                Sizer
Title
Name:
                                                                                                                                                                                                                                       Exit:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               STA
PLA
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PLA
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PLASEC
                                                                                                                                                                                                                                                                                                                                                                                                                                     SUB16:
```

```
TEMPORARY FOR SUBTRAHEND TEMPORARY FOR RETURN ADDRESS
                                                                                                                                                                                                                                                                                                                                  A = HIGH BYTE, Y * LOW BYTE
                                                                                                                                                                                                                                                                                                                                                            TEST DATA - CHANGE TO TEST OTHER VALUES
OPRND1 .WORD 123 ;123 - 1023 = -900 = 0FC7CH
OPRND2 .WORD 1023
¿PUSH RETURN ADDRESS AND EXIT LDA RETADR+1 LDA RETADR PHA RETADR RTS
                                                                                                                                                                                                SUBTRACT OPRND2 FROM OPRND1
                                                                                                                                   SAMPLE EXECUTION
                                                                                                                                                                                                                                                OPRND2+1
                                                                                                                                                                                                                            OPRNDI
                                                                                                                                                                                                                                                                    OPRND2
                                                                                                                                                                                                                                                                                                                                            SC0602
                                                                                                                                                                                                                                                                                        SUB16
                                                                                    ~ ~
                                                                                  SUBTRA: BLOCK RETADR: BLOCK
                                                                                                                                                                                                          LLDA
PHA
LDA
LDA
PHA
JSR
PLA
PLA
PLA
PLA
BRK
                                                                                                                                                                                       SC0602:
                                                                         DATA
```

PROGRAM

END

16-Bit Multiplication (MUL16)

duct in memory locations (starting with the cand to the partial product each time it finds a and the multiplier are shifted 17 times (the number of bits in the multiplier plus 1) with final Carry into the product. The program maintains a full 32-bit unsigned partial promost significant byte) HIPROD+1. he extra loop being necessary to move the Procedure: The program uses an ordinary add-and-shift algorithm, adding the multipli-I bit in the multiplier. The partial product of the more significant byte.

Registers Used: All

Execution Time: Approximately 650 to 1100 cycles, depending largely on the number of 1 bits in the multiplier

Program Size: 238 bytes

nificant word of the partial product (two bytes word of the partial product (two bytes starting at address HIPROD), and the return address (two starting at address MLIER), the more significant Data Memory Required: Eight bytes anywhere in meniory for the multiplicand (two bytes starting at address MCAND), the multiplier and less sigbytes starting at address RETADR HIPROD, MLIER+1, and MLIER. The less significant word of the product replaces the multiplier as the multiplier is shifted and examined for 1 bits.

Order in stack (starting from the top) **Entry Conditions**

More significant byte of return address Less significant byte of return address

More significant byte of multiplier Less significant byte of multiplier

More significant byte of multiplicand Less significant byte of multiplicand

Order in stack (starting from the top) **Exit Conditions**

Less significant byte of less significant word of product

More significant byte of less significant word of product

Examples

Multiplicand - 03D116 (97710) Multiplier = 001216 (1810) l. Data:

Product = 44B2₁₆ (17,586₁₀) Result.

Product = AB55₁₆ (43,861₁₀). This is actually the less significant 16-bit word of the 32-bit product 22F1AB55₁₆ (386,264,381₁₀). Result:

Multiplicand - A04516 (41,02910) Multiplier = 37D1 16 (14,289 10)

Data:

Note that MUL16 returns only the less significant word of the product to maintain compatibility with other 16-bit arithmetic product is available in memory locations HIPROD (less significant byte) and operations. The more significant word of the HIPROD+1 (more significant byte), but the

signed numbers and either one is negative duct and replace negative operands with the operands are unsigned. If the operands a: he user must determine the sign of the proabsolute values (two's complements) before user should note that it is correct only if the calling MUL16.

16 bit Multiplication MUL16	Multiply 2 signed or unsigned 16 bit words and return a 16 bit signed or unsigned product.	TOP OF STACK Low byte of return address, High byte of return address, Low byte of multiplier, High byte of multiplier, Low byte of multiplicand, High byte of multiplicand,	<pre>Product = multiplicand * multiplier TOP OF STACK Low byte of product, High byte of product,</pre>	sed: All	Approximately 650 to 1100 cycles	Program 238 bytes Data 8 bytes
Title Name:	Purpose:	Entry:	Bxit:	Registers used:	Time:	Size:
Die die Die Die	* * *	ga oa oa sa sa sa oa ba	na sa sa sa sa sa	·	~ ~	

, Mul16:

SAVE RETURN ADDRESS RETADR

RETADR+1 STA PLA STA

MULTIPLIER GET

MLIER

```
;RESULT OF 1023 * -2 = -2046 = 0F802H
; IN MEMORY RESULT = 02H
; RESULT+1 = F8B
;MULTIPLIER AND LOW WORD OF PRODUCT;HIGH WORD OF PRODUCT;RETURN ADDRESS
                                                                                                                                      MULTIPLY OPRND1 * OPRND2 AND STORE THE PRODUCT AT RESULT
                                                                                                                                                                                                                                                                                                                                                                                                              12 BYTE RESULT
                                                                                                                                                                                                                                                            MULTIPLY
                                                                 SAMPLE EXECUTION:
                                                                                                                                                                                                                                                                                                                                                                                                                                          PROGRAM
                                                                                                                                                                                                                                                                                                            RESULT+1
                                                                                                                                                      OPRND1+1
                                                                                                                                                                                                       OPRND2+1
                                                                                                                                                                                                                                                                                   RESULT
                                                                                                                                                                                                                                                                                                                                                              SC0603
                                                                                                                                                                               OPRND1
                                                                                                                                                                                                                                  OPRND2
                                                                                                                                                                                                                                                         MUL16
                                                                                                                                                                                                                                                                                                                                                                                       -2
1023
   MLIER: .BLOCK
HIPROD: .BLOCK
RETADR: .BLOCK
                                                                                                                                                                                                                                                                                                                                                                                                                . BLOCK
                                                                                                                                                                                                                                                                                                                                                                                       . WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                        END.
                                                                                                                                                                                                                                                                                                                                                                JMP
                                                                                                                                                                                                                                                                                                PLA
STA
BRK
                                                                                                                                                        LDA
PHA
LDA
LDA
LDA
LDA
LDA
LDA
PHA
JSR
JSR
STA
                                                                                                                                                                                                                                                                                                                                                                                                   OPRND2
RESULT:
                                                                                                                                500603:
                                                                                                                                                                                                                                                                                                                                                                                         OPRND1
                                                                                                                                                                                                                                                                                                                                                       HEXT BIT IS 1 SO ADD MULTIPLICAND TO PRODUCT
                                                                                                                                                                        ;NUMBER OF BITS IN MULTIPLIER PLUS 1, THE FETTA LOOP IS TO MOVE THE LAST CARRY INTO ; THE PRODUCT CLEAR CARRY FOR FIRST TIME THROUGH LOOP
                                                                                                                                                                                                                                                                                                                             BRANCH IF NEXT BIT OF MULTIPLIER IS 0
                                                                    STA MCAND+1

STA MCAND+1

; PERFORM MULTIPLICATION USING THE SHIFT AND ADD ALGORITHM
; THIS ALGORITHM PRODUCES A UNSIGNED 32 BIT PRODUCT IN
; HIPROD AND MLIER WITH HIPROD BEING THE HIGH WORD.
LDA 10

STA HIPROD+1

; NUMBER OF BITS IN MULTIPLIER PLUS
LDX 117

; NUMBER OF BITS IN MULTIPLIER PLUS
                                                                                                                                                                                                                                                                                                                                                                                                                                    CARRY - OVERFLOW FROM ADD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     CONTINUE UNTIL DONE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PUSH LOW WORD OF PRODUCT ON TO STACK
                                                                                                                                                                                                                                                 ; IF NEXT BIT = 1 THEN
; HIPROD := HIPROD + MULTIPLICAND
ROR HIPROD
ROR MLIER+1
ROR MLIER+2
ROR MLIER
BCC DECCNT ;BRANCH IF NE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      IRESTORE RETURN ADDRESS
LDA RETADR+1
PHA RETADR
LDA RETADR
RTS
                                   GET MULTIPLICAND
                                                                                                                                                                                                                                                                                                                                                                                                                            HIPROD+1
HIPROD+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            MLIER+1
          MLIER+1
                                                                                                                                                                                                                                                                                                                                                                       MCAND
HIPROD
HIPROD
                                                                                                                                                                                                                                                                                                                                                                                                                MCAND+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   MLIER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         MULLP
                                                            MCAND
                                                                                                                                                                                                                                                                                                                                                           CLC
LDA
ADC
STA
LDA
ADC
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             DEX
BNE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PHA
CDA
PHA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            YOU
                                                                                                                                                                                                                     CIC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 DECCNT:
                                                                                                                                                                                                                                MULLP:
```

HULTIPLICAND

~

BLOCK

1 DATA MCAND1

byte on top of the more significant byte. The divisor is stored on top of the dividend. If the divisor is zero, the Carry flag is set and a zero result is returned; otherwise, the Carry flag is There are four entry points: SDIV16 returns a 16-bit signed quotient from dividing two 6-bit signed operands, UDIV16 returns a 16-bit unsigned quotient from dividing remainder from dividing two 16-bit unsigned operands. All 16-bit numbers are stored in Divides two 16-bit operands obtained wo 16-bit unsigned operands, SREM16 returns a 16-bit remainder (a signed number) and UREM16 returns a 16-bit unsigned the usual 6502 style with the less significant from the stack and places either the quotient or the remainder at the top of the stack. from dividing two 16-bit signed operands,

the remainder. The program then performs Procedure: If the operands are signed, the dividend, since that determines the sign of isent and dividend and placing a 1 bit in the program determines the sign of the quotient and takes the absolute values of any negative operands. It also must retain the sign of the the actual unsigned division by the usual shift-and-subtract algorithm, shifting quo-

Execution Time: Approximately 1000 to 1160 cycles, depending largely on the number of trial the replacement of the previous dividend by the subtractions that are successful and thus require Registers Used: All

(starting at address DVEND) and also for the one byte for the sign of the remainder (address SREM); and one byte for an index to the result Data Memory Required: Eleven bytes anywhere in memory. These are utilized as follows: two bytes for the divisor (starting at address DVSOR); four bytes for the extended dividend quotient and remainder; two bytes for the return address (starting at address RETADR); one byte for the sign of the quotient (address SQUOT) Program Size: 293 bytes (address RSLTIX)

Special Case: If the divisor is zero, the program returns with the Carry flag set to I and a result of zero. Both the quotient and the remainder are

division is proper and set if the divisor is found to be zero. A zero divisor also results gram must negate (that is, subtract from zero) any result (quotient or remainder) that is negative. The Carry flag is cleared if the in a return with the result (quotient or quotient each time a trial subtraction is successful. If the operands are signed, the proremainder) set to zero.

Entry Conditions

More significant byte of return address Less significant byte of return address Order in stack (starting from the top)

More significant byte of dividend Less significant byte of dividend More significant byte of divisor

Less significant byte of divisor

Order in stack (starting from the top) Exit Conditions

More significant byte of result Less significant byte of result

If the divisor is non-zero, Carry - 0 and the result is normal. If the divisor is zero, Carry = 1 and the result is 0000 is.

Examples

2. Data: Dividend = $073A_{16} = -10.438_{10}$ Divisor = $02F1_{16} = 753_{10}$	Result: Quotient (from SDIV16) = FFF3 ₁₆ $= -13_{10}$ Remainder (from SREM16) = FD7 $= -649_{10}$ Carry = 0 (no divide-8y-zero error-
1. Data: Dividend = $03E0_{16} = 992_{10}$ Divisor = $0086_{16} = 182_{10}$	Result: Quotient (from UDIV16) = 0005 ₁₆ Remainder (from UREM16) = 0052 ₁₆ = 0082 ₁₀ Carry = 0 (no divide-by-zero error)

16. UPEM161

6D 16-BIT DIVISION ISDIV16, UDIV16, S/

remainder of a signed division may be either Note that we have taken the view that the positive or negative. In our procedure, the remainder always takes the sign of the dividend. The user can easily examine the quoient and change the form to obtain a remainder that is always positive. In that case, the final result of Example 2 would be

Remainder (always positive) = 00681, Quotient = FFF2₁₆ = -14₁₀

DVEND+1 (more significant byta DVEND+2 and DVEND+3 (more sign cant byte in DVEND+3). Thus, the user always obtain the result that is not retu-DVEND+1) and the remainder in addr. program always calculates both the quo lient is available in addresses DVEND Regardless of the entry point used. and the remainder. Upon return, the

l6 bit division SDIVI6, UDIVI6, SREMI6, UREMI6	SDIV16 Divide 2 signed 16 bit words and return a 16 bit signed quotient.	UDIV16 Divide 2 unsigned 16 bit words and return a 16 bit unsigned quotient.	SREM16 Divide 2 signed 16 bit words and return a 16 bit signed remainder,	UREM16 Divide 2 unsigned 16 bit words and return a 16 bit unsigned remainder.	TOP OF STACK
Title Name:	Purpose:				Entry:
			· * * * * * * *		

BRANCH IF NO ERRORS

	yte of r		STA	DVEND+1
	High byte of return address,		6	
•••	Bigh byte of divisor,	A T	JSR	FERFORM DIVISION
~ **	Low byte of dividend,		300	DIVOR
. ••	High byte of dividend	DIVER	JMP	EREXIT
i j	TOP OF STACK	DIVOR:	A. M.	OKEXIT
	_			
	High byte of result,	SIGNED	NOISION	NOI
		SDIVI6:	2	9
Ph. 61	carry := 0		BEQ	SDIVMD
		. And And		
. Ph	divide by zero error	SIGNED) REMAINDER	NDER
	<pre>cutif := 1 quotient := 0 remainder := 0</pre>		LDA	#2 SDIVMD
) Registers used:	A11	SDIVMD:		
	0311 44 0001 555		STA	RSLTIX
Time:	Approximately loud to libo cycles			
Size:	Program 293 bytes		SAVE	RETURN ADDRES
•• •	3		A L	RETADE
		-	PLA	
UNSIGNED DIVISION		m v • • • • • • • • • • • • • • • • • •	STA	RETADR+1
UDIV16:	RESULT IS QUOTIENT (INDEX=0)	™ I oprovin	GET	DIVISOR
		post.	PLA	
			STA	DVSOR
;UNSIGNED REMAINDER			STA	DVSOR+1
LDA #2	;RESULT IS REMAINDER (INDEX=2)		Ē.	CNSCIO
UDI VKD:			PLA	DA VA UEND
STA RSLTIX	IX ; RESULT INDEX (0 FOR QUOTIENT,		STA	DVEND
	•		STA	DVEND+1
SAVE RETURN ADDRESS	ADDRESS	. 4	1	
		الله الآوادية	DETE	DETERMINE SIGN OF
STA RETADR	#CO	wa, gga	PIH.	H BYTES, IF T
FLA STA BETA	RETADR+1	a day awa	SI.	IS NEGATIVE.
		niv.	LDA	DVEND+1
GET DIVISOR			EOR	DVSOR+1
			STA	SQUOT
STA DVSOR	≃		SIGN	OF REMAINDER
STA DVSOR+1	R+1		LDA	
GET DIVIDEND			5	GACH
PLA STA DVEND	Q	ner.	TAKE	THE ABSOLUTE DVSOR+1
PLA			מאמ	CHKDE

```
SIGN OF QUOTIENT BY PERFORMING AN EXCLUSIVE OR OF THE S. IF THE SIGNS ARE THE SAME THEN BIT 7 WILL BE 0 AND 1 IS POSITIVE. IF THE SIGNS ARE DIFFERENT THEN THE QUOTIFORM.

ND+1

DR+1

OR +1
                                                                                                                                                                                                                                             RESULT INDEX (0 FOR QUOTIENT, 2 FOR REMAINDER)
                                                                                                                                                                                 RESULT IS REMAINDER (INDEX=2)
                                                                                                     RESULT IS QUOTIENT (INDEX=0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       BRANCH IF ALREADY POSITIVE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MAINDER IS THE SIGN OF THE DIVIDEND 10+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         SSCLUTE VALUE OF THE DIVISOR DR+1 ;BRANCH IF ALREA
                                                                                                                                                                                                                                                                                        ADDRESS
                                                                                                                                                                                                                                                                                                                                                    DR+1
                                                                                                                                                                                                                                                                                                                                                                                                                                               R+1
                                                                                                                                                                                                                                                                                                                       ADR
K
IT
                                                                                                                                                                                                                                             ΙX
                                                                                                                     윺
                                                                                                                                                                                                Ð
```

~

J. UREM163

6D 16-BIT DIVISION (SDIV16, UDIV16, SHE

BCS DVEXIT ;GOOD EXIT (CARRY = 0) OKEXIT:	LDA FR PHA FR PH	<pre>;ENTRY: DVEND = DIVIDEND ; DVSOR = DIVISOR jEXIT: DVEND = QUOTIENT ; DVEND+2 = REMAINDER ;REGISTERS USED: ALL ;***********************************</pre>	LDA DVSOR LDA DVSOR ORA DVSOR+1 BNE OKUDIV PERFORM THE DIVISION BY TRIAL SUBTRACTIONS OKUDIV: LDX #16 ;LOOP THROUGH 16 BITS	DIVLP: ROL DVEND ;SHIFT THE CARRY INTO BIT 0 OF DIVIDEND ROL DVEND+1 ;WHICH WILL BE THE QUOTIENT ROL DVEND+2 ;AND SHIFT DIVIDEND AT THE SAME TIME ROL DVEND+3 ;CHECK IF DIVIDEND[1] IS LESS THAN DIVISOR
LDA #0 ;SUBTRACT DIVISOR FROM 2ERO SEC SBC SBC BVSOR STA DVSOR LDA #0 STA DVSOR+1. STA DVSOR+1. STA DVSOR+1. STA DVSOR+1. STA DVSOR+1. ;TAKE THE ABSOLUTE VALUE OF THE DIVIDEND LDA DVEND+1 BPL DODIV ;BRANCH IF DIVIDEND IS POSITIVE LDA #0 ;SUBTRACT DIVIDEND FROM ZERO SRC SRC SRC SRC SRC	VIDE	GATE REMAINDER IF IT	LDA SREM JBRANCH IF REMAINDER IS POSITIVE LDA # 0 SEC	LDA #0 STA DVEND ;QUOTIENT := 0 STA DVEND; STA DVEND+1 ;QUOTIENT := 0 STA DVEND+2 ;REMAINDER;= 0 STA DVEND+3 ;REMAINDER;= 0 STA DVEND+3 ;REMAINDER;= 0
CHKDE:	DODIV:	DOREM:		EREXIT:

246 ARITHME ...

```
;SUBTRACT HIGH BYTES WITH RESULT IN REG A ;BRANCH IF DIVIDEND < DIVISOR AND CARRY ;ELSE
                                                                                                                                                          SHIFT IN THE LAST CARRY FOR THE QUOTIENT
                                                                                           ; DIVIDEND[1] : TOIVIDEND[1] - DIVISOR
                                                                                                                                                                                                                               ;DIVIDEND[0] AND QUOTIENT
;DIVIDEND[1] AND REMAINDER
;RETURN ADDRESS
;SIGN OF QUOTIENT
;SIGN OF REMAINDER
;INDEX TO THE RESULT 0 IS QUOTIENT,
; 2 IS REMAINDER
                                                                                                                                                                                                                                                                                                                                                                                                                ;SIGNED DIVIDE, OPRND1 / OPRND2, STORE THE QUOTIENT AT QUOT LDA OPRND1+1
PHA OPRND1
LDA OPRND1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1RESULT OF -1023 / 123 = -8
1 IN MEMORY QUOT = P8 HEX
1 OUOT+1 = FP HEX
                                        SAVE LOW BYTE IN REG Y
                                                                                                                                                                               ;NO ERRORS, CLEAR CARRY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SIGNED DIVIDE
                                                                                                                                                                                                                          DIVISOR
                                                                                                                                                                                                                                                                                                                                              SAMPLE EXECUTION:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          JPRND2+1
                   DVEND+2
DVSOR
                                                 DVEND+3
DVSOR+1
DECCNT
DVEND+2
DVEND+3
                                                                                                                                                           DVEND
DVEND+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    SDIV16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               DPRND2
                                                                                                                                       DIVLP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              DUOT+1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         DUOT
                                                                                                                                                                                                                                                                                                                                                                                              PROGRAM SECTION SCO604:
                                                                                                                                                                                                                         BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
BLOCK
         SEC
LDA
SBC
TAY
LDA
LDA
SBC
SBC
STY
STY
                                                                                                                            DEX
                                                                                                                                                             ROL
ROL
CLC
RTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           LDA
PHA
LDA
PHA
JSR
PLA
PLA
PLA
STA
STA
STA
STA
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PHA
                                                                                                                                                                                                                                                       RETADR:
SQUOT:
SREM:
RSLTIX:
                                                                                                                    DECCNT:
                                                                                                                                                                                                               ; DATA
DVSOR:
DVEND:
CHKLT:
```

```
JUNSIGNED REMAINDER, OPRND1 / OPRND2, STORE THE REMAINDER AT REM
                                                                                                                                                                REMAINDER, OPRND1 / OPRND2, STORE THE REMAINDER AT REM
OPRND1+1
UNSIGNED DIVIDE, OPRND1 / OPRND2, STORE THE QUOTIENT AT QUOT
                                                                                                                                                                                                                                                                                           THE REMAINDER OF -1023 / 123 = -39
IN MEMORY REM = D9 HEX
REM+1 = FF HEX
                                                                                                                                                                                                                                                                                                                                                                                                                                                              1THE REMAINDER OF 64513 / 123 = 61
1 IN MEMORY REM = 3D HEX
1 REM+1 = 00
                                                                                                                          ; RESULT OF 64513 / 123 = 524
; IN MEMORY QUOT = 0C HEX
                                                                                                                                   QUOT = 0C HEX
QUOT+1 = 02 HEX
                                                                               UNSIGNED DIVIDE
                                                                                                                                                                                                                                                REMAINDER
                                                                                                                                                                                                                                                                                                                                                                                                           REMAINDER
                                                                                                                                                                                                           OPRND2+1
        OPRND1+1
                                                                                                                                                                                                                                                                                                                                      OPRND1+1
                                           OPRND2+1
                                                                                                                                                                                                                                                                                                                                                                        OPRND2+1
                                                                                                                                                                                         OPRND1
                                                                                                                                                                                                                             OPRND2
                                                                                                                                                                                                                                               SREM16
                                                                                                                                                                                                                                                                                                                                                       OPRNDI
                          OPRND1
                                                                             JDIV16
                                                                                                                                                                                                                                                                                                                                                                                         DPRND2
                                                            OPRND2
                                                                                                                 QUOT+1
                                                                                                                                                                                                                                                                                                                                                                                                           JREM16
                                                                                                                                                                                                                                                                                  REM+1
                                                                                                                                                                                                                                                                                                                                                                                                                                             REM+1
                                                                                                QUOT
                                                                                                                                                                                                                                                                 EX
EX
                                                                                                                                                                                                                                                                                                                                                                                                                            REM
                                                                                                                                                                SIGNED
                                                                                                                                                                                  PHA
LDA
PHA
LDA
PHA
JSR
PLA
STA
STA
BRK
                                                                                                                                                                                                                                                                                                                                      LDA
PHA
LDA
PHA
LDA
PHA
LDA
PLA
STA
STA
STA
STA
        LDA
LDA
LDA
LDA
LDA
PHA
JSR
PLA
STA
STA
BRK
```

SC0604

16-Bit Comparison (CMP16)

8

	PROGRAM	END	
;DIVIDEND (64513 UNSIGNED) ;DIVISOR ;QUOTIENT ;REMAINDER	-1023 123 2 2	. WORD . WORD . BLOCK	DATA DPRND1 DPRND2 DUOT:

which one is larger (Carry = 0 if top operand or subtrahend is larger and 1 otherwise). If he numbers are signed, the Negative flag indicates which one is larger (Negative = 1 if op operand or subtrahend is larger and 0 otherwise); two's complement overflow is considered and the Negative flag is inverted 6502 style with the less significant byte on top (or subtrahend) from the bottom operand (or minuend). The Zero flag always indicates bers are unsigned, the Carry flag indicates Compares two 16-bit operands obtained All 16-bit numbers are stored in the usual of the more significant byte. The comparison is performed by subtracting the top operand whether the numbers are equal. If the numfrom the stack and sets the flags accordingly. if it occurs.

Procedure: The program first compares the less significant bytes of the subtrahend and he minuend. It then subtracts the more sig-

Registers Used: A, P

Execution Time: Approximately 90 cycles Program Size: 65 bytes Data Memory Required: Six bytes anywhere in memory for the minuend or WORD1 (2 bytes starting at address MINEND), the subtrahlend or WORD2 (2 bytes starting at address SUBTRA), and the return address (2 bytes starting at address RETADR).

program complements the Negative flag b clears the Zero flag by logically ORing th logically Exclusive ORing the accumulate more significant byte of the minuend, thu setting the flags. If the less significant byteaccumulator with 0116. If the subtractio results in two's complement overflow, th nificant byte of the subtrahend from th of the operands are not equal, the prograi with 80 to (10000000); it also clears the Zer hag by the method described earlier.

Entry Conditions

Order in stack (starting from the top)

Less significant byte of subtrahend (top More significant byte of return address Less significant byte of return address operand or WORD2)

More significant byte of subtrahend (top operand or WORD2)

less significant byte of minuend (bottom operand or WORD1)

More significant byte of minuend (bottom operand or WORD1)

Exit Conditions

subtracted from minuend, with a correction Flags set as if subtrahend had two's complement overflow occurred. Zero flag = 1 if subtrahend and minuend ar equal, 0 if they are not equal. Carry flag = 0 if subtrahend is larger tha: minuend in the unsigned sense, I if it is les than or equal to the minuend.

minuend in the signed sense, 0 if it is les Negative flag = 1 if subtrahend is larger that than or equal to the minuend. This flag is co: ected if two's complement overflow occur-

Examples

Minuend (bottom operand) = A45D ₁₆ Subtrahend (top operand) = 77E ₁₄₆ Carry = 1, indicating subtrahend is not larger in unsigned sense Zero = 0, indicating operands are not equal Negative = 1, indicating subtrahend is larger in signed sense	In Example 3, the bottom operand is a negative two's complement number, whereas the top operand is a positive two's complement number.	100 100 100 100	or unsigned words and ; set or cleared.	address, address, (subtrahend), (subtrahend), (minuend),	word 1 - word 2 ; 2'S COMPLEMENT NUMBERS ; ; ; ;
3. Data:	l man de la companya	r e	2 l6 bit signed the C,2,N flags s	a	rned based on ND WORD2 ARE = WORD2 THEN
Minuend (bottom operand) = 03E1 ₁₀ Subtrahend (top operand) = 07E3 ₁₀ Carry = 0, indicating subtrahend is larger in unsigned sense. /ero = 0, indicating operands not equal Negative = 1, indicating subtrahend is larger in signed sense.	Minuend (bottom operand) = C51A _{III} Subtrahend (top operand) = C51A _{III} Carry = 1, indicating subtrahend is not larger in unsigned sense Zero = 1, indicating operands are equal Negative = 0, indicating subtrahend is not larger in signed sense	16 bit compare CMP16	Compare 2 16 return the C	TOP OF STACK Low byte of return High byte of return Low byte of word 2 High byte of word 1 Low byte of word 1 High byte of word 1	Flags returned based on word 1 IF WORD1 AND WORD2 ARE 2'S COMF THEN IF WORD1 = WORD2 THEN Z=1,N=0
Minuend (bottom operand) Subtrahend (tep operand) Carry = 0, indicating subir larger in unsigned sense. Zero == 0, indicating opera not equal Negative == 1, indicating st larger in signed sense.	Minuend (bottom operand) Subtrahend (top operand) Carry = 1, indicating subtlarger in unsigned sense Zero = 1, indicating opers Negative = 0, indicating s not larger in signed sens	Title Name:	Purpose:	Entry:	Exit:
. Data: Result:	Data: Revult:	4m 4m 4m 1m	*** *** ***		64, 84m 84m 84m 84m 84m

			EQUAL	LOW BYTES ARE NOT EQUAL OW FOR SIGNED ARITHMATION
IF WORD! > WORD2 THEN	8	Approximately 90 cycles Program 65 bytes Data 6 bytes	s s	1 ,COMPARE HIGH BYTES 1 MAKE Z = 0, SINCE LOW BYTES ARE 1 MUST HANDLE OVERFLOW FOR SIGNED 5 EXIT
ш	ters used:		TH. 108	MINEND+1 SUBTRA+1 #1 OVFLOW
do do so to so so do to to to to	Regi	Time:	CMP16: 1SAVE PLA STA 1GET S PLA STA PLA STA 1GET S PLA STA 1GET S PLA STA 1GET C PLA	LDA SBC ORA BVS RTS

COMPARE OPRND1 AND OPRND2 OPRND1+1 SC0605:

OPRND2+1 OPRNDL LDA LDA LDA LDA LDA LDA

OPRND2

CMP16

-

FOR 123 AND 1023 C = 0, Z = 0, N LOOK AT THE FLAGS

> SC0605 $\frac{123}{1023}$ WORD WORD JMP OPRND1 OPRND2

PROGRAM

END

, MINUEND ; SUBTRAHEND

Multiple-Precision Binary Addition (MPBADD)

Û

in the stack). The length of the numbers (in Adds two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes first (at the lowest address). The sum replaces one of the numbers (the one with the starting address lower bytes) is 255 or less.

replaces the operand with the starting address ower in the stack (array I in the listing). A length of 00 causes an immediate exit with no hag initially and adds the operands one byte ion of the most significant bytes. The sum Procedure: The program clears the Carry at a time, starting with the least significant bytes. The final Carry flag reflects the addiaddition operations.

Registers Used: All

Execution Time: 23 cycles per byte plus 82 cycles overhead. For example, adding two 6-byte operands takes $23\times6+82$ or 220 cycles

Program Size: 48 bytes

anywhere in RAM are temporary storage for the return address (starting at address RETADR). AY2PTR, respectively). In the listing, AY1PTR is taken as address 60100_{16} and AY2PTR as Data Memory Required: Two bytcs anywhere in RAM plus four bytes on page 0. The two bytes The four bytes on page 0 hold pointers to the two numbers (starting at addresses AYIPTR and address 00D216.

Special Case: A length of zero causes an immediate exit with the sum equal to the bottom operand (i.e., array 1 is unchanged). The Carry flag is set to 1.

Entry Conditions

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

Length of the operands in bytes

second operand (address containing the Less significant byte of starting address of least significant byte of array 2)

second operand (address containing the More significant byte of starting address of least significant byte of array 2)

first operand and result (address containfirst operand and result (address contain-More significant byte of starting address of less significant byte of starting address of ing the least significant byte of array 1) ing the least significant byte of array 1)

Exit Conditions

First operand (array 1) replaced by fi operand (array 1) plus second operand (arr

The arrays are unsigned binary numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte. PAGE ZERO FOR ARRAY 1 POINTER PAGE ZERO FOR ARRAY 2 POINTER Multiple-Precision Binary Addition MPBADD 23 cycles per byte plus 62 cycles overhead. High byte of return address, Length of the arrays in bytes, Low byte of array 2 address, High byte of array 2 address, Low byte of array 1 address, High byte of array 1 address Program 48 bytes Data 2 bytes plus 4 bytes in page zero Low byte of return address, Add 2 arrays of binary bytes Arrayl := Arrayl + Array2 Arrayl := Arrayl + Array2 Bottom operand (array 1) = 293EABF059C7₁₆ Top operand (array 2) = 19D028A193EA16 TOP OF STACK Bottom operand (array 1) = Bottom operand (array 1) + Top operand (array 2) = 430ED491EDB1₁₆ Carry = 0 Length of operands (in bytes) = 6Registers used: All 0D 0H DD 2H Purposes Entry: Time: Title Name: Sizer Exit: AYIPTR: . EQU AY2PTR: . EQU Example FOUATES Data: Result

TEMPORARY FOR RETURN ADDRESS 0 # ils LENGTH OF ARRAYS = 0 7; YES, EXIT; CLEAR CARRY GET NEXT BYTE
; ADD BYTES
; STORE SUM
; INCREMENT ARRAY INDEX
; DECREMENT COUNTER
; CONTINUE UNTIL COUNTER N STARTING ADDRESS OF ARRAY 1 STARTING ADDRESS OF ARRAY RETURN ADDRESS RETADR+1 LENGTH OF ARRAYS (AYIPTR),Y (AY2PTR),Y (AYIPTK),Y RETADR+1 AY1PTR+1 AY2PTR+1 AYIPTR RETADR AY2PTR RETADR LOOP #0 EXIT INITIALIZE d RESTORE . BLOCK GET; ; GET GET LDA ADC STA 1NY DEX BNE RTS LDY CPX BEQ CLC PLA PLA PLA STA LDA ξΩ, PLA PLA RETADR DATA EXIT: LOOP:

SAMPLE EXECUTION:

.....

SC06061

SAVE RETURN ADDRESS

MPBADD;

256 ARITHMETIC

SZAYS: AY JADR: AY ZADR: AY 1:	LDA LDA LDA PHA LDA PHA LDA PHA DSR BRK BRK BRK BRK BRK BRK BRK BRK BRK BR	AYIADR+1 AY2ADR+1 AY2ADR #SZAYS MPBADD 7 AY1 AY1 AY1 AY2 067H 045H	1 1 ; S12E OF ; ADDRESS	PUS PUS PUS PUS PUS PUS PUS PUS PUS PUS	PUSH AY1 AL PUSH AY2 AI PUSH SIZE (MULTIPLE-PE RESULT OF IN MEMORY OF ARRAY 1 OF ARRAY 2	PUSH AY1 ADDRESS PUSH AY2 ADDRESS PUSH SIZE OF ARRAYS WULTIPLE-PRECISION RESULT OF 1234567H IN MEMORY AY1+1 AY1+2 AY1+2 AY1+5 AY1+5 AY1+5 AY1+5 AY1+5 AY1+5 AY1+6 AY1+5 AY1+6 AY1+5 AY1+6 AY1+6 AY1+6 AY1+6 AY1+6 AY1+7 AY1+1 AY1+7 AY1+1	α + η и и и и и и и ± ± ± ± ± ± ± ± ± ± ± ±	BINARY ADDITION + 1234567H = 24 = 8CEH = 46H = 02H = 00H = 00H	DITIO H = 2	TION = 2468ACEH	
	BYTE BYTE BYTE BYTE	023H 001H 0									
AY2:	. BYTE	0									

Multiple-Precision Binary Subtraction (MPBSUB)

ber to be subtracted) is stored on top of the The difference replaces the minuend in memory. The length of the numbers (in starting address of the minuend (number Subtracts two multi-byte unsigned binary least significant byte at the lowest address. The starting address of the subtrahend (numnumbers. Both numbers are stored with their from which the subtrahend is subtracted). bytes) is 255 or less.

operand with the starting address lower in the Procedure: The program sets the Carry flag (the inverted borrow) initially and subtracts bytes. The final Carry flag reflects the subtraction of the most significant bytes. The difference replaces the minuend (the stack, array 1 in the listing). A length of 00 the subtrahend from the minuend one byte at a time, starting with the least significant

Registers Used: All

Execution Time: 23 cycles per byte plus 82 cycle overhead. For example, subtracting two 6-by operands takes $23 \times 6 + 82$ or 220 cycles.

Program Size: 48 bytes

SUBITR, respectively). In the listing, MINPT is taken as address 00D0₁₀ and SUBPTR address 00D2₁₀. RAM plus four bytes on page 0. The two byte anywhere in RAM are temporary storage for th return address (starting at address RETADR) The four bytes on page 0 hold pointers to the twnumbers (starting at addresses MINPTR an Data Memory Required: Two bytes anywhere I

Special Case: A length of zero causes a immediate exit with the minuend unchange (that is, the difference is equal to the bottor operand). The Carry flag is set to 1. causes an immediate exit with no subtrac operations.

Entry Conditions

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

Minuend replaced by minuend min

subtrahend.

Exit Conditions

Length of the operands in bytes

subtrahend (address containing the least Less significant byte of starting address of significant byte of array 2)

subtrahend (address containing the least More significant byte of starting address of significant byte of array 2)

; PROGRAM

END.

045H 023H 001H

BYTE BYTE BYTE BYTE BYTE

minuend (address containing the least sig-Less significant byte of starting address of nificant byte of array 1)

minuend (address containing the least sig-More significant byte of starting address of nificant byte of array 1)

MPBSUB:

258 двитиметис

ტ
<u> </u>
C.
⊑
=
- 10
×
ш

Carry hag is set to 1 in accordance with its usual role (in 6502 programming) as an inverted borrow. Length of operands (in bytes) = 4 Difference = 1A7C720B₁₆. Fhis number replaces the original minutend in memory. The Subtrahend = 14DF35B8₁₆ Minuend = 2F5BA7C316 Result Data

Purpose: Entry:	Subtract 2 arrays of binary bytes Minuend := Minuend - Subtrahend TOP OF STACK Low byte of return address, High byte of return address, Length of the arrays in bytes, Low byte of subtrahend address, High byte of subtrahend address, Low byte of minuend address, Low byte of minuend address, high byte of minuend address,
	The arrays are unsigned binary numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte.
Exit:	Minuend := Minuend - Subtrahend
Registers used: All	ed: All
Time:	23 cycles per byte plus 82 cycles overhead.
Size:	Program 48 bytes Data 2 bytes plus 4 bytes in page 2ero

TEMPORARY FOR RETURN ADDRESS GET NEXT BYTE
;SUBTRACT BYTES
;SYORE DIFFERENCE
;INCREMENT ?RRAY INDEX
;DECREMENT COUNTER
;CONTINUE UNTIL COUNTER = 0 IS LENGTH OF ARRAYS = 0 ?
;YES, EXIT
;SET CARRY GET STARTING ADDRESS OF SUBTRAHEND STARTING ADDRESS OF MINUEND ;RESTORE RETURN ADDRESS LDA RETADR+1 PHA LDA RETADR PHA GET LENGTH OF ARRAYS SAVE RETURN ADDRESS (MINPTR), Y (SUBPTR), Y (MINPTR), Y MINPTR+1 RETADR+1 SUBPTR+1 MINPTR SUBPTR RETADR #0 #0 EXIT LOOP INITIALIZE BLOCK ; GET LDA SBC STA INY DEX BNE RTS LDY CPX BEQ SEC PLA PLA PLA PLA STA PLA STA PLA STA RETADR EXIT: DATA LOOP:

SAMPLE EXECUTION:

PAGE ZERO FOR MINUEND POINTER ; PAGE ZERO FOR SUBTRAHEND POINTER

0D 0H 0D 2H

; EQUATES MINPTR: , EQU SUBPTR: , EQU

260 ARITHMETIC

; PUSH AY1 ADDRESS	; PUSH SIZE OF ARRAYS ; MULTIPLE-PRECISION BINARY SUBTRACTION ; RESULT OF 7654321H - 1234567H = 641FDBAH ; IN MEMORY AY1 = 0BAH ; AY1+2 = 0FDH ; AY1+3 = 06H ; AY1+4 = 00H ; AY1+5 = 00H ; AY1+5 = 00H	E OF ARRAYS	DRESS OF ARRAY 1 (MINUEND) DRESS OF ARRAY 2 (SUBTRAHEND)			
		SIZE	; ADDRESS ; ADDRESS			
AYIADR AYIADR AYZADR+1 AYZADR	#SZAYS MPBSUB SC0607	,	AY1 AY2	021H 043H 065H 007H 0	067H 045H 023H 001H	7 Ka 5 Caa .
LDA PHA EDA PHA EDA EDA	LDA PHA JSR BRK BRK	. EQU	. WORD	BYTE BYTE BYTE BYTE BYTE BYTE	BYTE BYTE BYTE BYTE BYTE	31.10.
SC0607:		SZAYS:	AY LADR: AY 2ADR:	AY 1:	A¥2;	

Multiple-Precision Binary Multiplication (MPBMUL)

Multiplies two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The product replaces one of the numbers (the one with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. Only the least significant bytes of the product are returned to retain compatibility with other multiple-precision binary operations.

Procedure: The program uses an ordinary add-and-shift algorithm, adding the multiplicand (array 2) to the partial product each

time it finds a 1 bit in the multiplier (array). The partial product and the multiplier shifted through the bit length plus 1 with extra loop being necessary to move the fit carry into the product. The program matains a full double-length unsigned par product in memory locations starting HIPROD (more significant bytes) and array 1 (less significant bytes). The less infificant bytes of the product replace multiplier as the multiplier is shifted a examined for 1 bits. A length of 00 causes exit with no multiplication.

Registers Used: All

Execution Time: Depends on the length of the operands and on the number of 1 bits in the multiplier (requiring actual additions). If the average number of 1 bits in the multiplier is four per byte, the execution time is approximately

316 × LENGTH² + 223 × LENGTH + 150 cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH = 4, the approximate execution time is

 $316 \times 4^2 + 223 \times 4 + 150 = 316 \times 16 + 892$ + 150 = 5056 + 1042 = 6,098 cycles.

Program Size: 145 bytes

Data Memory Required: 260 bytes anywhere in RAM plus four bytes on page 0. The 260 bytes

anywhere in RAM are temporary storage for the more significant bytes of the product (255 bytes starting at address HIPRODI, the return address (two bytes starting at address RETADR), the loop counter (two bytes starting at address (OUNT), and the length of the operands in bytes (one byte at address LENGTH). The four bytes on page 0 hold pointers to the two operands (the pointers start at addresses AY1PTR and AY2PTR, respectively). In the listing, AY1PTR is taken as address 00D0₁₆ and AY2PTR as address 00D2₁₆.

Special Case: A length of zero causes an immediate exit with the product equal to the original multiplier (that is, array 1 is unchanged) and the more significant bytes of the product (starting at address HIPROD) undefined.

262 ARITHMETIC

Entry Conditions
Order ir stack (starting from the top.)

More significant byte of return address Less significant byte of return address

Length of the operands in bytes

multiplicand (address containing the least Less significant byte of starting address of significant byte of array 2)

multiplicand (address containing the least More significant byte of starting address of significant byte of array 2)

multiplier (address containing the least sig-Less significant byte of starting address of nificant byte of array 1)

multiplier (address containing the least sig-More significant byte of starting address of nificant byte of array 1)

Example

Length of operands (in byres) = 04 Data:

Top operand (array 2 or multiplicand) = $0005 D11^{7}_{16} = 381,431_{10}$

Bottom operand (array t or multiplier) = $00000 \text{ABT}_{16} = 2,737_{10}$

Bottom operand (array 1) = Bottom operand (array 1) • Top operand (array 2) = 3E39D3C7₁₆ = 1,043,976,647₁₀

Result:

Note that MPBMUL returns only the less significant bytes (that is, the number of bytes in the multiplicand and multiplier) of the product to maintain compatibility with other multiple-precision binary arithmetic operations. The more significant bytes of the product are available starting with their least significant byte at address HIPROD. The user may need to check those bytes for a possible overflow or extend the operands with addilional zeros.

Exit Conditions

Multiplier (array 1) replaced by multiplier (array 1) times multiplicand (array 2).

Multiple-Precision Binary, Multiplication	f binary bytes	Low byte of return address, High byte of return address, Length of the arrays in bytes, Low byte of array 2 (multiplicand) address, High byte of array 1 (multiplier) address, Low byte of array 1 (multiplier) address, High byte of array 1 (multiplier)	The arrays are unsigned binary numbers with a ; maximum length of 255 bytes, ARRAY[0] is the ; least significant byte, and ARRAY[LENGTH-1] ; the most significant byte.	Array2		Assuming the average number of 1 bits in array 1, is 4 * length then the time is approximately ; (316 * length^2) + (223 * length) + 150 cycles;	plus in page zero
Multiple-Precision MPBMUL	Multiply 2 arrays of binary bytes Arrayl :* Arrayl * Array2	TOP OF STACK Low byte of return address, High byte of return address, Length of the arrays in bytes, Low byte of array 2 (multiplic High byte of array 1 (multiplic Low byte of array 1 (multiplic High byte of array 1 (multiplic Row byte of array 1 (multiplic)	The arrays are unsigned bi maximum length of 255 byte least significant byte, an the most significant byte.	Arrayl := Arrayl * Array2	All	Assuming the avera is 4 * length then (316 * length ² 2)	Program 145 bytes Data 260 bytes plus 4 bytes in p
Title Name:	Purpose:	Entry:		Exit:	Registers used:	Time:	Size:

0D0H 0D2H AYIPTR: . EQU AY2PTR: . EQU FOUATES

PAGE ZERO FOR ARRAY 1 POINTER PAGE ZERO FOR ARRAY 2 POINTER

MPBMUL:

RETADR PLA STA PLA

SAVE RETURN ADDRESS

ISAVE RETURN ADDRESS RETADR+1

GET LENGTH OF ARRAYS

LENGIH PLA STA JGET ADDRESS OF ARRAY 2 AND SUBTRACT 1 SO THAT THE ARRAYS MAY 1 BE INDEXED FROM 1 TO LENGTH RATHER THAN 0 TO LENGTH-1 PLA SEC

STA AY2PTR SEC 10 1GET ADDRESS OF ARRAY 1 AND SUBTRACT BORROW IF ANY STA AY2PTR+1 1GET ADDRESS OF ARRAY 1 AND SUBTRACT 1 FROM LOW BYTE SEC A11PTR SEC A11PTR		SBC		SUBTRACT 1 FROM LOW BYTE	SRPLP;	a C
STA AYZPRR+1 JGET ADDRESS OF ARRAY 1 AND SUBTRACT 1 SEC		STA PLA SBC		BORROW IF		DEX
PLEA SEC. 181 STA AXIPTR 15 UBSTRACT 1 FROM LOW BYTE PLA AXIPTR 1 SUBTRACT BORROW IF ANY SUBCT AXIPTR 1 SUBC AXIPTR 1 SUBCT AXIPTR 1 SUBCT AXIPTR 1 SUBCT AXIPTR 1 SUBC AXIPTR 1 SUBC AXIPTR 1 SU			1 ARRAY 1	AND SUBTRACT 1		SHIFT SIGN
SEC						; THIS LDY
SEC AYIPTR+1 ;SUBTRACT BORROW IF ANY SECOND RETADR+1 EXIT IF LENGTH IS ZERO EXIT I LENGTH IS ZERO EXIT I LENGTH S 1 I LENGTH OF ARRAYS = 0 ? EXAL COUNT TO NUMBER OF BITS IN ARRAY PLUS I COUNT COUNT S I LENGTH S 1 I LITIALIZE COUNTER TO LENGTH ASL COUNT COUNT S I LENGTH S I LENGTH ASL COUNT S COUNT S AS COUNT		SBC		~	SRA1LP:	LDA
LDA RETADR+1 PHA LDA RETADR+1 PHA LDA RETADR EXIT IF LENGTH IS ZERO JENGTH OF BITS IN ARRAYS = 0 ? JENGTH OF BITS IN ARRAY PLUS I JCOUNT := (LENGTH * 8) + 1 JCOUNT := (LENGTH * 8) + 1 JCOUNT := (LENGTH * 8) + 1 JCOUNT * 2 ROL A ASL COUNT ;= (COUNT * 2 ASL COUNT * 3 ROL A ASL COUNT * 3 ROL A ASL COUNT * 3 ROL A ASL COUNT * 3 AHLL BE UPPER BYTE ' ASL COUNT * 3 AHLL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE UPPER BYTE ' ASL COUNT * 3 AND A HILL BE THE MULTIPLICAND ' JZENO HIGH PRODUCT ARRAY AND A HILL BE THE MULTIPLICAND ' JARRAY I WILL BE THE MULTIPLICAND ' JARRAY I WILL BE THE MULTIPLICAND ' JENGTH BY AND THE LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LEAST SIGNIFICANT LOND ' JENGTH BY THE UPPER PRODUCT ARRAY TO CARRY LOND CA		PLA SBC STA			·	STA DEY BNE
PHA RETADR PHA EXIT IF LENGTH IS ZERO LDA LENGTH 1 IS LENGTH OF ARRAYS = 0 ? EEQ EXIT 1 COUNT := (LENGTH * 8) + 1 IS IN ARRAY PLUS I 1 COUNT := (LENGTH * 8) + 1 IS IN ARRAY PLUS I 1 COUNT := (LENGTH * 8) + 1 IS IN ARRAY PLUS I 1 COUNT := (LENGTH * 8) + 1 IS IN ARRAY PLUS I ASL ASL COUNT := (LENGTH * 8) + 1 IS IN ARRAY PLUS I ASL COUNT * 4 A ASL COUNT * 4 A ASL COUNT * 4 ASL COUNT * 4 ASL COUNT * 1 IS TORE UPPER BYTE OF COUNT STA COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE UPPER BYTE OF COUNT INC COUNT * 1 IS TORE WHOLTIPLICAND I COUNT * 1 IS THE MILIPLICAND I COUNT * 1 IS THE MILIPLICAND I COUNT * 1 IS THE MILIPLICAND I CLEAR * 1 MILL BE THE MULTIPLICAND I CLEAR THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH I COUNT * 1 IN TO ARRAY AND THE LEAST SIGNIFICANT LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH LDX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LDX LENGTH LDX LENGTH LDX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LDX LENGTH LDX LENGTH LDX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LOX LENGTH LOX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LOX LENGTH LOX LENGTH LOX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LOX LENGTH LOX LENGTH AOUTH THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT LOX LENGTH LOX		; RESTORI LDA	E RETURN ADDRESS RETADR+1			IF NE
LENGTH IS ZERO LENGTH LENGTH YES, EXIT YES, EXIT YES, COUNT TO NUMBER OF BITS IN ARRAY PLUS I YES, COUNT TO NUMBER OF BITS IN ARRAY PLUS I YES, COUNT TO NUMBER OF BITS IN ARRAY PLUS I YES, COUNT TO COUNT TO YAMIL BE UPPER BYTE YES, COUNT TO COUNT TO YAMIL BE UPPER BYTE YOUNT TO COUNT TO YAMIL BE UPPER BYTE YOUNT TO COUNT TO YAMIL BE UPPER BYTE YOUNT TO COUNT TO YAMIL BE UPPER BYTE YERO COUNT TO YAMIL BE UPPER BYTE OF COUNT TO COUNT TO YAMIL BY BE UPPER BYTE OF COUNT TO COUNT TO YAMIL BY BE UPPER BYTE OF COUNT TO COUNT TO YAMIL BY BE UPPER BYTE OF COUNT TO COUNT TO YAMIL BY BE UPPER BYTE OF COUNT TO COUNT TO YAMIL BY THE MILTIPLICAND TO COUNT TO LENGTH YERO HIGH PRODUCT ARRAY FIRST THE THROUGH TO LENGTH BE THE MULTIPLICAND TO CARRY FIRST THE THROUGH TO CARRY LENGTH TO CARRY LENGTH TO CARRY LENGTH YEAR Y INTO THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT TO CARRY LENGTH		LDA PHA	RETADR			BCC
SET COUNT TO NUMBER OF BITS IN ARRAY PLUS 1 STA COUNT LDA +0 STA COUNT LDA +0 SCOUNT * 2 ROL A SCOUNT * 4 ROL A STA COUNT * 4 STA COUNT INC COUNT INC COUNT INC COUNT INC COUNT INC COUNT INCREMENT LOW BYTE BECOMES, 0 12 EROPD 12 EROPD 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 12 EROPD 12 EROPD 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 12 EROPD 1 INC COUNT INC COUNT INC COUNT INC COUNT INC COUNT INC COUNT INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 12 EROPD 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 12 EROPD 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 1 INCREMENT HIGH BYTE BYTE BYTE BYTE BYT		Ħ	F LENGTH IS ZERO LENGTH EXIT	0		JADD AL
STA COUNT := (LENGTH * 8) + 1 STA COUNT := (LENGTH * 8) + 1 LOA #0 ASL COUNT * 2 ASL COUNT * 4 ROL A HILL BE UPPER BYTE ASL COUNT * 4 ROL A STA COUNT * 4 STA COUNT * 4 STA COUNT * 5 STA COUNT * 1 INC COUNT * 1 INCREMENT HIGH BYTE IF LOW BYTE BECOMES, 0 12 EROPD STA COUNT * 1 STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH BEX BNB ZEROLP STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH STA HIPROD-1, X ; THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH		; SET CO		BITS IN ARRAY PLUS 1	i i i i i i i i i i i i i i i i i i i	LDA
		STA		ITIALIZE COUNTER TO LENGTH		STA
		LUA ASL ROL	COUNT A	UPPER BYTE .		DEX
		ASL	COUNT	. 4		DECRE
		ROL	A		DECCNT:	
		STA	COUNT+1 COUNT	STORE UPPER BYTE OF COUNT		DEC BNE LDX
- 4		INC	COUNT+1			BEQ
-		; ZERO H	IGH PRODUCT ARRAY			STX
	z ekoru:	LDX LDA	LENGTH # 0		EXIT:	
_	2 EROLP:	STA	HIPROD-1,X	THE MINUS I FOR INDEXING FROM I TO LENGTH	,	KI3
_		DEX	ZEROLP		DATA	1
	6	, MULTIP , ARRAY CLC	LY USING THE SHIE	FT AND ADD ALGORITHM ULTIPLIER AND ARRAY 2 THE MULTIPLICAND ;CLEAR CARRY FIRST TIME THROUGH	RETADR: COUNT: LENGTH: HIPROD:	BLOCK BLOCK BLOCK BLOCK
	40001	; BIT O	CARRY INTO THE UI OF THE UPPER PRODU LENGTH	PPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT UCT ARRAY TO CARRY		

SRALLP: SRALLP: DECCNT:	ROR BNE ;SHIFT ; SHIFT ; SIGNI ; THIS LDY BNC STA BNC ; ADD BCC CLC CLC CLC CLC ; ADD BNC ; ADD BNC ; ADD ; ADD ; ADD ; ADD ; ADD BNC CLC CLC STA INY BNE BNE BNE STA INY BNE BNE STA INY BNE STA INY STA INY BNE STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INY STA INV STA INY STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA INV STA	SRPLP CARRY WHICH FICANT BIT C ALSO SHIFTS LENGTH (AYIPTR),Y A (AYIPTR),Y SRALLP SRALLP SRALLP SRALLP (AY2PTR),Y HIPROD-1,Y HIPROD-1	;MINUS I FOR INDEXING FROM I TO LENGTH ;CONTINUE UNTIL INDEX = 0 IS THE NEXT BIT OF LOWER PRODUCT INTO THE MOST THE NEXT BIT OF MULTIPLIER TO CARRY. ;ROTATE BIT OF MULTIPLIER TO CARRY. ;ROTATE NEXT BYTE ;CONTINUE UNTIL INDEX = 0 ;BRANCH IF NEXT BIT IS ZERO ;BRANCH IF NEXT BIT IS ZERO ;INCREMENT COUNTER ;CONTINUE UNTIL COUNT = 0 wifer and exit if done ;GET HIGH BYTE ;EXIT IF COUNT IS ZERO
; ; DATA RETADR; COUNT; LENGTH; H I PROD;	BLOCK BLOCK BLOCK BLOCK	2 2 1 2 2 5 5 5	JTEMPORARY FOR RETURN ADDRESS JTEMPORARY FOR LOOP COUNTER JLENGTH OF ARRAYS JHIGH PRODUCT BUFFER

266 ARTHMETIC

SAMPLE EXECUTION:

PUSH SIZE OF ARRAYS MULTIPLE-PRECISION BINARY MULTIPLY RESULT OF 12345H * 1234H = 14B60404H ; IN MEMORY AYI = 04H 0 4 H 0 6 H 1 4 H 0 0 0 H 0 0 0 H OF ARRAY OF ARRAY AY1+1 AY1+5 PUSH AY1 ADDRESS AY1+3 PUSH AY2 ADDRESS AY1+2 AY]+4 AY1+6 SIZE OF ARRAYS ADDRESS ; PROGRAM AY LADR+1 AY 2ADR+1 SC0608 AYIADR AY2ADR ISZAYS MPBMUL 034H 012H 00 TH 023H 045H AY1 AY2 BYTE BYTE BYTE BYTE BYTE . WORD BYTE BYTE BYTE BYTE BYTE BYTE. BYTE END. . EQU LDA PHA LDA PHA M.P PHA LDA PHA LDA PHA JSR BRK AY LADR: AY 2A DR; SCU608: SZAYS: AY 2: AY1:

Multiple-Precision Binary Division (MPBDIV)

Divides two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The quotient replaces the dividend (the operand with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. The remainder is not returned, but its starting address (least significant byte) is available in memory locations HDEPTR and HDEPTR +1. The Carry flag is cleared if no errors occur; if a divide by zero is attempted, the Carry flag is set to 1, the dividend is left unchanged, and the remainder is set to zero.

Procedure: The program performs divisite by the usual shift-and-subtract algorithms shifting quotient and dividend and placing bit in the quotient each time a trial subtration is successful. An extra buffer is used hold the result of the trial subtraction at that buffer is simply switched with the buff holding the dividend if the trial subtraction successful. The program exits immediatel setting the Carry flag, if it finds the divisor be zero. The Carry flag is cleared otherwis.

Registers Used: All

Execution Time: Depends on the length of the operands and on the number of 1 bits in the quotien (requiring a buffer switch). If the average number of 1 bits in the quotient is four per byte, the execution time is approximately

480 × LENGTH² + 438 × LENGTH + 208

cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH = 4 (32-bit division), the approximate execution time is

480 × 4² + 438 × 4 + 208 = 480 × 16 + 1752 + 208 = 7680 ÷ 1960 = 9,640 cycles

Program Siza: 206 bytes

Data Memory Required: 519 bytes anywhere in RAM plus eight bytes on page 0. The 519 bytes anywhere in RAM are temporary storage for the anywhere in RAM are temporary storage for the high dividend (255 bytes starting at address HIDEI), the result of the trial subtraction (255 bytes starting at address HIDE2), the return address (two bytes starting at address

RETADR), the loop counter (two bytes starting at address COUNT), the length of the operands (one byte at address LENGTH), and the starting at address LENGTH), and the starting at address AHIDE1 and two bytes starting at address AHIDE2). The eight bytes on page 0 hold pointers to the two operands and to the two temporary buffers for the high dividend. The pointers start at addresses AY1PTR (00D0₁₆ in the listing), HDEPTR (00D2₁₆ in the listing), HDEPTR (00DD₁₆ in the listing), and ODEPTR (00DG₁₆ in the listing), hDEPTR contains the address of the least significant byte of the remainder at the conclusion of the program.

Special Cases:

- 1. A length of zero causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
 - 2. A divisor of zero causes an exit with the Carry flag set to 1, the quotient equal to the original dividend, and the remainder equal to zero.

Order in stack (starting from the top) Entry Conditions

More significant byte of return address Less significant byte of return address Length of the operands in bytes

Less significant byte of starting address of divisor (address containing the least significant byte of array 2)

More significant byte of starting address of divisor (address containing the least significant byte of array 2)

Less significant byte of starting address of dividend (address containing the least significant byte of array 1)

More significant byte of starting address of dividend (address containing the least significant byte of array 1)

Exit Conditions

significant byte stored at the address in If the divisor is non-zero, Carry = 0 and the If the divisor is zero, Carry = 1, the dividend is unchanged and the remainder is zero. The remainder is available with its least Dividend (array 1) replaced by dividend (array 1) divided by divisor (array 2). HDEPTR and HDEPTR+1 result is normal.

Multiple-Precision Binary Division MPBDIV	Divide 2 arrays of binary bytes	Low byte of return address, High byte of return address, High byte of arrays in bytes, Low byte of array 2 (divisor) address, High byte of array 2 (divisor) address, Low byte of array 1 (dividend) address, High byte of array 1 (dividend) address,	The arrays are unsigned binary numbers with a paraimum length of 255 bytes, ARRAY[0] is the pleast significant byte, and ARRAY[LENGTH-1] the most significant byte.	Arrayl: "Arrayl / Array2 If no errors then carry:= 0 divide by 0 error carry:= 1 quotient:= array 1 unchanged remainder:= 0		Assuming there are length/2 l bits in the ; quotient then the time is approximately (480 * length^2) + (438 * length) + 208 cycles ;	Program 206 bytes Data 519 bytes plus B bytes in page zero
Multig MPBDIV	Divide Arrayl	TOP COW HIGH	The max lea the	Array If no Car ELSE div car Gar Gar	used: All	Assun quoti (486	Progr Data
Title Name:	Purpose:	Entry:		Exit:	Registers used:	Time;	S. i. z. e. :

Example

Bottom operand (array 1 or dividend) = $35A2F7_{16} = 3,515,127_{10}$ Top operand (array 2 or divisor) = (#10)F45 $_{16}$ = 3,909 $_{10}$ Bottom operand (array 1) = Bottom operand (array 1) / Top operand (array 2) = 0003831_k = 899₁₀ Length of operands (in bytes) = 03Data: Result:

Remainder (starting at address in HDEPTR and HDEPTR+1) = 0003A8₁₆

- 936₁₀

Carry flag is 0 to indicate no divide by zero error

0D0H 0D2H 0D4H 0D6H AY2PTR: .EQU AY2PTR: .EQU HDEPTR: .EQU ODEPTR: .EQU FOUATES MPBDIV:

FOR ARRAY 1 POINTER FOR ARRAY 2 POINTER FOR HIGH DIVIDEND POINTER FOR OTHER HIGH DIVIDEND POINTER

PAGE ZERO FOR P PAGE ZERO FOR P PAGE ZERO FOR P PAGE ZERO FOR P SAVE RETURN ADDRESS RETADR

RETADR+1 PLA STA PLA STA

PLA I LENGTH OF ARRAYS PLA I LENGTH 1-GET STARTING ADDRESS OF DIVISOR PLA AYPER** 1-GET STARTING ADDRESS OF DIVIDEND 1-GET STARTING ADDRESS 1-GET	T OTH	LDY #0 TYA CHKOLP: ORA (AY2PTR),Y ;INCREMENT INDEX DEX BNE CHKOLP ;CONTINUE UNTIL REGISTER X = 0 CMP #0 BNE DIV ;BRANCH IF DIVISOR IS NOT 2ERO JMP EREXIT ;ELSE EXIT INDICATING ERROR	IDE USING THE TRIAL SUBTRACTION CARRY INTO LOWER DIVIDEND AB THE MOST SIGNIFICANT BIT OF T LENGTH (AYIPTR), Y A (AYIPTR), Y INCREMENT SLLP1 SLLP1 SLLP1 COUNTER AND EXIT IF RRY IS NOT CHANGED !!	BNE SLUPR ;BRANCH IF IT IS NOT ZERO LDX COUNT+1 ;GET HIGH BYTE BEQ OKEXIT ;EXIT IF COUNT IS ZERO DEX STX COUNT+1 ;ELSE DECREMENT HIGH BYTE OF COUNT ;SHIFT THE CARRY INTO THE LEAST SIGNIFICANT BIT OF THE UPPER DIVIL LDX LENGTH LDX 10 SLLP2; LDY 40 SLLP2; ROL A
5	LENGTH OF ARRAYS LENGTH AY2PTR AY2PTR+1 AY2PTR+1 F STARTING ADDRESS OF DIVIDEND	. 21	; INITIALIZE LDA BNE LENGTH BNE INIT JMP OKEXIT ; SET COUNT TO NUMBER OF ; COUNT := (LENGTH * 8) STA LDA ASL COUNT ROL A ASL ROL A ASL COUNT INC COUNT	LDX LENGTH LDA #0 STA HIDE1-1,X ,THE MINUS 1 FOR INDEXING FROM STA HIDE2-1,X BEX BEX LEROLP ;SET HIGH DIVIDEND POINTER TO HIDE1 LDA AHIDE1

2.																	
61 MULTIPLE-PRECISION BINARY DIVISION IMPBDIVI	;ADDRESS OF HIGH DIVIDEND BUFFER 1;ADDRESS OF HIGH DIVIDEND BUFFER 2;HIGH DIVIDEND BUFFER 1;HIGH DIVIDEND BUFFER 2			PUSH AY1 ADDRESS		; PUSH AY2 ADORESS		NARY DIVI	; RESULT OF 14B60404H / 1234H = 12345H ; IN MEMORY AYI = 45H ; AVILI = 23H	ни	$AX1+4 \approx 0.0H$ $AX1+5 \approx 0.0H$ $AY1+6 \approx 0.0H$	2	;SIZE OF ARRAYS	;ADDRESS OF ARRAY 1 (DIVIDEND);ADDRESS OF ARRAY 2 (DIVISOR)			
	HIDE] HIDE2 255 255	EXECUTION:	AY LADR+1	AYlADR	AY2ADR+1	AY 2ADR	#SZAYS	MPBDIV				809005	7	AY1 AY2	004H 004H	086H 014H 0 0	034H 012H 0
	.WORD .WORD .BLOCK	SAMPLE	LDA PHA	LDA PHA	LDA	EDA PHA	rDA	PHA Jsr	BRK			JMP	. EQU	. WORD	BYTE	BYTE BYTE BYTE BYTE	BYTE BYTE BYTE BYTE
	AHIDE1: . AHIDE2: . HIDE1: .		SC0609:				-		_			.,	SZAYS:	AY 1ADR:	AY 1;		AY2;
						10 W				•							
ARITHMETIC	REMENT INDEX	;SUBTRACT ARRAY 2 FROM HIGH DIVIDEND PLACING THE DIFFERENCE INTO ; OTHER HIGH DIVIDEND ARRAY LDY #0 LDX LENGTH SEC	LDA (HDEPTR),Y ;SUBTRACT THE BYTES SBC (AY2PTR),Y ;STORE THE DIFFERENCE STA (ODEPTR),Y ;STORE THE DIFFERENCE INY ;INCREMENT INDEX	DEX BNE SUBLP ;CONTINUE UNTIL REGISTER X = 0	IF NO CARRY IS GENERATED FROM THE SUBTRACTION THEN THE HIGH DIVIDEND FR IESS THAN ARRAY 2 SO THE NEXT BIT OF THE QUOTIENT IS 0.	F THE CARRY IS SET THEN THE ND WE REPLACE DIVIDEND WITH	LOY HDEPTE ;YES, EXCHANGE POINTERS THUS REPLACING	HDEFINAT ODEPTR	STA HDEPTR LDA ODEPTR+1 STA HDEPTR+1		;CONTINUE WITH NEXT BIT A 1 (CARRY = 1) JMP LOOP		CLEAR CARRY TO INDICATE NO ERRORS	CLC BCC EXIT	; SET CARRY TO INDICATE A DIVIDE BY ZERO ERROR SEC	JARRAY 1 IS THE QUOTIENT HIDEPTR CONTAINS THE ADDRESS OF THE REMAINDER RTS	: .BLOCK 2 ;TEMPORARY FOR RETURN ADORESS ; .BLOCK 2 ;TEMPORARY FOR LOOP COUNTER ; .BLOCK 1 ;LENGTH OF ARRAYS
272 ARIT	3, A L E		SUBLP:	- -		•									EREXIT:	EXIT:	; ;DATA RETADR; COUNT; LENGTH;
27			ST										2)	ωi	យ	×01

ARITHMETIC

: PROGRAM BYTE BYTE BYTE END.

Multiple-Precision Binary Comparison (MPBCMP)

numbers and sets the Carry and Zero flags Compares two multi-byte unsigned binary appropriately. The Zero slag is set to 1 if the with the address higher in the stack (the otherwise. Thus, the flags are set as if the operands are equal and to 0 if they are not equal. The Carry flag is set to 0 if the operand subtrahend) is larger than the other operand (the minuend); the Carry flag is set to 1 subtrahend had been subtracted from the minuend.

Procedure: The program compares the operands one byte at a time, starting with the most significant bytes and continuing until it if all the bytes are equal, it exits with the Zero lag set to 1. Note that the comparison works through the operands starting with the most significant bytes, whereas the subtraction finds corresponding bytes that are not equal. (Subroutine 6G) starts with the least significant bytes.

Registers Used: All

Execution Time: 17 cycles per byte that must \mathbf{b}_c compared plus 90 cycles overhead. That is, the program continues until it finds corresponding bytes that are not equal; each pair of bytes it must examine requires 17 cycles.

Examples:

- 1. Comparing two 6-byte numbers that are equal $17 \times 6 + 90 = 192$ cycles
- 2. Comparing two 8-byte numbers that differ in the next to most significant bytes
 - $17 \times 2 + 90 124$ cycles

Program Size: 54 bytes

Data Memory Required: Two bytes anywhere in RAM and four bytes on page 0. The two bytes anywhere in RAM are temporary storage for the The four bytes on page $\bar{0}$ hold pointers to the two numbers; the pointers start at addresses MINPTR (00D016 in the listing) and SUBPTR return address (starting at address RETADR). (00D216 in the listing).

Special Case: A length of zero causes an immediate exit with the Carry flag and the Zero flag both set to 1.

Entry Conditions

Order in stack (starting from top)

More significant byte of return address Less significant byte of return address

Length of the operands in bytes

subtrahend (address containing the least Less significant byte of starting address of

subtrahend (address containing the least More significant byte of starting address of significant byte) significant byte)

minuend (address containing the least sig-Less significant byte of starting address of

Exit Conditions

Flags set as if subtrahend had bec subtracted from minuend Zero flag = 1 if subtrahend and minuend a: equal, 0 if they are not equal Carry flag = 0 if subtrahend is larger that minuend in the unsigned sense, I if it is le than or equal to the minuend.

minuend (address containing the least sig-More significant byte of starting address of Length of operands (in bytes) = 6 Length of operands (in bytes) Carry flag = 1 (subtrahend is Top operand (subtrahend) = 19D028A193EA₁₆ Zero flag = 0 (operands are Bottom operand (minuend) not farger than minuend) 4E67BC15A26616 not equal) nificant byte) nificant byte) Examples Result 1. Data: 2. Data:

Zero flag = 0 (operands are not equal) Carry flag = 0 (subtrahend is larger Length of operands (in bytes) - 6 Bottom operand (minuend) -Top operand (subtrahend) = 19D028A193EA₁₆ 0F37E5991D7C16 than minuend) 3. Data: Result Zero flag = 1 (operands are equal) Carry flag = 1 (subtratiend is Bottom operand (minuend) = Top operand (subtrahend) = not larger than minuend) 19D028A193EA16 19D028A193EA₁₆ Result

Low byte of return address,
High byte of return address,
Length of the arrays in bytes,
Low byte of array 2 (subtrahend) address,
High byte of array 2 (subtrahend) address,
Low byte of array 1 (minuend) address,
High byte of array 1 (minuend) address,

Compare 2 arrays of binary bytes and return the CARRY and 2ERO flags set or cleared

Purpose:

TOP OF STACK

Entry:

Multiple-Precision Binary Comparision MPBCMP

Title Name:

The arrays are unsigned binary numbers with a ; maximum length of 255 bytes, ARRAY[0] is the ; least significant byte, and ARRAX[LENGTH-1] ; the most significant byte.	IF ARRAY 1 = ARRAY 2 THEN C=1,Z=1 IF ARRAY 1 > ARRAY 2 THEN C=1,Z=0 IF ARRAY 1 < ARRAY 2 THEN C=0,Z=0	ers used: All	17 cycles per byte that must be examined ; plus 90 cycles overhead.	Program 54 bytes Data 2 bytes plus 4 bytes in page zero	0D0H ; PAGE ZERO FOR ARRAY 1 POINTER 0D2H ; PAGE ZERO FOR ARRAY 2 POINTER	RETURN ADDRESS	RETADR	RETADR+1 ;SAVE RETURN ADDRESS	LENGTH OF ARRAYS	ADDRESS OF SUBTRAHEND AND SUBTRACT 1 TO SIMPLIFY INDEXING	#1 ,SUBTRACT 1 FROM LOW BYTE SUBPTR	#0 SUBTRACT ANY BORROW FROM HIGH BYTE SUBPTR+1	ADDRESS OF MINUEND AND ALSO SUBTRACT 1	#1 ,SUBTRACT 1 FROM LOW BYTE MINPTR	#0 HINPTR+1 SUBTRACT ANY BORROW FROM HIGH BYTE
	Exit:	Registers	Time:	Size:	. EQU	SAVE	STA	STA	JGET LE PLA TAY	GET AL	SBC	SBC	JGET AL	SBC	SBC STA
Ph. Th. Sh. Th	on the sea one one one day (•	*** *** *** *	n sa sa sa sa ja	; EQUATES MINPTR: SUBPTR:	MPBCMP;				-				~ 41 GL M	- 31 04

.BYTE 021H .BYTE 043H .BYTE 065H .BYTE 007H .BYTE 0 .BYTE 0	.BYTE 067H .BYTE 045H .BYTE 001H .BYTE 0 .BYTE 0	.END ; PROGRAM					
er de la grande de la companya en esta	The Advantage operation of the State of the	-	essa and analysis of some		-		
ADDRESS ; IS LENGTH OF ARRAYS = 0 ?; YES, EXIT WITH C=1, Z=1	'Y ;GET NEXT BYTE; 'X ;COMPARE BYTES ;EXIT THEY ARE NOT EQUAL, THE FLAGS ARE SET; ;DECREMENT INDEX ;CONTINUE UNTIL COUNTER = 0 ; IF WE FALL THROUGH THEN THE ARRAYS ARE EQUAL	; AND THE FLAGS ARE SET PROPERLY	TEMPORARY FOR RETORN ADDRESS TO STATE	; PUSH AY1 ADDRESS	; PUSH SIZE OF ARRAYS ; MULTIPLE-PRECISION BINARY COMPARISON ; RESULT OF COMPARE(7654321H, 1234567H) IS ; C=1,2=0	SIZE OF ARRAYS	JADDRESS OF ARRAY 1 (MINUEND) JADDRESS OF ARRAY 2 (SUBTRAHEND)
rurn Adr+1 Adr	PTR) PTR)	,	2 EXECUTION:	AYJADR+1 AYJADR AYZADR+1 AYZADR	#SZAYS MPBCMP SC0610		AY1
FRESTORE RELLOA RETA PHA LDA RETA PHA PHA FINITIALIZE CPY #0 EXI	LDA CMP BNE BNE BNE	RTS	.BLUCK SAMPLE	LDA PHA PHA PHA LDA PHA PHA	LDA PHA JSR BRK JMP	пŌз.	. WORD
	L00P:	EXIT:	KETAUK	SC0610;		SZAYS:	AY 1ADR: AY 2ADR:

AY1:

Multiple-Precision Decimal Addition (MPDADD)

8

is 255 or less. The program returns with the The sum replaces one of the numbers (the one with the starting address lower in the Decimal Mode (D) flag cleared (binary Adds two multi-byte unsigned decimal numbers. Both numbers are stored with their stack). The length of the numbers (in bytes) least significant digits at the lowest address. mode)

clears the D flag (thus placing the processor Procedure: The program first enters the decimal mode by setting the D flag. It then clears the Carry flag initially and adds the starting with the least significant digits. The sum replaces the operand with the starting with no addition operations. The program in the binary mode) before exiting. The final operands one byte (two digits) at a time, address lower in the stack (array 1 in the listing). A length of 00 causes an immediate exit

Registers Used: All

Execution Time: 23 cycles per byte plus 82 cycles overhead. For example, adding two 8-byte (16-digit) operands takes 23 × 8 + 86 or 270 cycles.

Program Size: 50 bytes

The four bytes on page 0 hold pointers to the two operands; the pointers start at addresses AYIPTR (00D0)6 in the listing) and AY2PTR RAM and four bytes on page 0. The two bytes anywhere in RAM are temporary storage for the Data Memory Required: Two bytes anywhere in relurn address (starting at address RETADR). (00D216 in the listing)

Special Case: A length of zero causes an immediate exit with array I unchanged (that is, the sum is equal to bottom operand). The Decimal Mode flag is cleared (binary mode) and the Carry flag is set to 1.

Carry flag reflects the addition of the most significant digits.

Entry Conditions

Order in stack (sturting from top)

More significant byte of return address Less significant byte of return address

Length of the operands in bytes

second operand (address containing the Less significant byte of starting address of least significant byte of array 2)

second operand (address containing the More significant byte of starting address of least significant byte of array 2)

first operand and result (address contain-Less significant byte of starting address of ing the least significant byte of array 1)

Exit Conditions

First operand (array 1) replaced by first operand (array 1) plus second operand (array 2).

D flag set to zero (binary mode).

first operand and result (address contain-More significant byte of starting address of ing the least significant byte of array 1)

Example

Length of operands (in bytes) - 6 Data:

Top operand (array 2) - 196028819315,6 Bottom operand (array 1) =

293471605987₁₆

Bottom operand (array 1) - Bottom operand (array 1) + Top operand

Result

Carry - 0, Decimal Mode flag (array 2) = 48950042530216

0 (binary mode)

Multiple-Precision Decimal Addition MPDADD

Name: ritle

Purpose:

Add 2 arrays of BCD bytes Arrayl := Array2

Entry:

Length of the arrays in bytes High byte of array 2 address, Low byte of array 1 address, High byte of array 1 address Low byte of array 2 address, High byte of return address, Low byte of return address, TOP OF STACK

The arrays are unsigned BCD numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte.

Arrayl: * Arrayl + Array2 Exita

Registers used: All

Times

23 cycles per byte plus 86 cycles overhead,

;TEMPORARY FOR RETURN ADDRESS			Jrush Allaksus	, PUSH AY2 ADDRESS	; PUSH SIZE OF ARRAYS ; MULTIPLE-PRECISION BCD ADDITION ; RESULT OF 1234567 + 1234567 = 2469134	AY1+1	AY1+5 = AY1+6 =	OF OF	JADDRESS OF ARRAY 2		
7 *	ы	AYIADR+1 AYIADR	AY2ADR+1	AY 2ADR	#SZAYS MPDADD				D AY2 E 067H E 045H E 023H		E 023H
RTS.	SAMPLE	LDA PHA LDA	PHA LDA PHA	LDA	LDA PHA JSR BRK				• • • •	BYTE BYTE BYTE BYTE AYTE	BYTE.
J DATA RETADR		; SC0611						SZAYS: AY IADR:	AY2ADR; AY1;	AY2;	
	X 1 POINTER X 2 POINTER							LENGIH = 0	XS # 0 7 IS 0	NDEX UNTER * 0	MODE
Program 50 bytes Data 2 bytes plus 4 bytes in page ze	; PAGE ZERO FOR ARRAY	RESS	ARRAYS	STARTING ADDRESS OF ARRAY 2 AY2PTR	1 DDRESS OF ARRAY 1	ī	ADDRESS 1	SUM AND DECIMAE MODE, EXIT IF	IS LENGTH OF ARRAYS ;BRANCH IF LENGTH IS ;SET DECIMAL MODE ;CLEAR CARRY), Y , GET NEXT BYTE), Y , STORE SUM ; INCREMENT ARRAY INDEX ; DECREMENT COUNTER ; CONTINUE UNTIL COUNTER	RETURN IN BINARY MODE
	000н 002н	RETURN ADDRESS RETADR RETADR+1	LENGTH OF A	TARTING AL	AY2PTR+1 STARTING ADDRESS	AYIPTR AYIPTR+1	;RESTORE RETURN ADDRESS LDA RETADR+1 PHA RETADR	PHA ;INITIALIZE SUM		(AYIPTR),Y (AYIPTR),Y (AYIPTR),Y LOOP	
Size:	003.	SAVE PLA STA PLA STA STA	GET LIPLA	GET SPLA	ž÷	PLA STA PLA STA	, RESTO LDA PHA LDA	PHA; INITI	LDY CPX BEQ SED CLC	LDA ADC STA INY DEX BNE	CLD
en en 15 ts	; ;EQUATES AYIPTR: . AY2PTR: .	MPDADD:								100P:	EXIT:

Multiple-Precision Decimal Subtraction

9

(MPDSUB)

iddress. The starting address of the subtrahend (number to be subtracted) is stored on top of the starting address of the minuend (number from which the subtrahend is subtracted). The difference replaces the minuend in memory. The length of the numbers (in bytes) is 255 or less. The decimal numbers. Both numbers are stored with their least significant digits at the lowest Subtracts two multi-byte unsigned program returns with the Decimal Mode (D) lag cleared (binary mode).

initially and subtracts the subtrahend from final Carry flag reflects the subtraction of the starting address lower in the stack, array 1 in Procedure: The program first enters the the minuend one byte (two digits) at a time, starting with the least significant digits. The most significant digits. The difference replaces the minuend (the operand with the decimal mode by setting the D flag. It then sets the Carry flag (the inverted borrow)

Registers Used: All

Execution Time: 23 cycles per byte plus 86 cycles overhead. For example, subtracting two 8-byte (16-digit) operands takes $23 \times 8 + 86$ or 270

Program Size: 50 bytes

Data Memory Required: Two bytes anywhere in RAM and four bytes on page 0. The two bytes anywhere in RAM are temporary storage for the operands; the pointers start at addresses AYIPTR (00D016 in the listing) and AY2PTR (00D216 in the listing). The four bytes on page 0 hold pointers to the two return address (starting at address RETADR)

Special Case: A length of zero causes an immediate exit with the difference equal to the original minuend, the Decimal Mode flag cleared (binary mode), and the Carry flag set to 1.

ate exit with no subtraction operations. The program clears the D flag (thus placing the the listing). A length of 00 causes an immediprocessor in the binary mode) before exiting.

Order in stack (starting from the top) **Entry Conditions**

Less significant byte of return address

More significant byte of return address

ength of the operands in bytes

subtrahend (address containing the least less significant byte of starting address of significant byte of array 2)

subtrahend (address containing the least More significant byte of starting address of significant byte of array 2)

ess significant byte of starting address of

Exit Conditions

Minuend (array 1) replaced by minuend (array 1) minus subtrahend (array 2).

D flag set to zero (binary mode)

The acrays are unsigned BCD numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte. Multiple-Precision Decimal Subtraction MPDSUB Low byte of subtrahend address, High byte of subtrahend address, Length of the arrays in bytes, Subtract 2 arrays of BCD bytes Minuend := Minuend - Subtrahend Low byte of minuend address, High byte of minuend address High byte of return address, Low byte of return address, Arrayl := Arrayl - Array2 Difference (array 1) = 097442786672₁₆. This number replaces the original minuend in memory. The Carry flag is set to 1 in accordance minuend (address containing the least sigminutend (address containing the least sig-TOP OF STACK More significant byte of starting address of with its usual rote (in 6502 programming) Subtrahend (array 2) == 196028819315₁₆ Decimal Mode flag = 0 (binary mode) Minuend (array 1) = 293471605987₁₆ Length of operands (in bytes) = 6 Registers used: All as an inverted borrow. nificant byte of array 1) nificant byte of array 1) Purpose: Entry: Title Name: Exit; Example Data: Result

PAGE ZERO FOR MINUEND POINTER PAGE ZERO FOR SUBTRAHEND POINTER 23 cycles per byte plus 86 cycles GET NEXT BYTE
;SUBTRACT BYTES
;STORE DIFFRENCE
;INCREMENT ARRAY INDEX
;DECREMENT COUNTER
;CONTINUE UNTIL COUNTER Program 50 bytes Data 2 bytes plus 4 bytes in page zero IIS LENGTH OF ARRAYS = ;YES, EXIT;SET DECIMAL MODE;SET CARRY GET STARTING ADDRESS OF SUBTRAHEND GET STARTING ADDRESS OF MINUEND overhead. RESTORE RETURN ADDRESS LENGTH OF ARRAYS SAVE RETURN ADDRESS (MINPTR), Y (SUBPTR), Y (MINPTR), Y RETADR+1 SUBPTR+1 MINPTR+1 RETABR+1 RETADR SUBPTR MINPTR RETADR 050H 052H #0 #0 EXIT INITIALIZE Time: Size: MINPTR: . EQU SUBPTR: . EQU PLA STA PLA STA PLA PLA STA LDA SBC STA INY DEX BNE PLASTA PLA HA H YOU λq EQUATES MPDSUB: LOOP

LOOP

```
;PUSH SIZE OF ARRAYS
;MULTIPLE-PRECISION BCD SUBTRACTION
;RESULT OF 2469134 - 1234567 = 1234567
;IN MEMORY AYI = 67H
;AYI+2 = 23H
;AXI+2 = 23H
;AXI+3 = 01H
;AXI+4 = 00H
;AXI+6 = 00H
                                                                                                                                                                                                                                                                                                                                          ADDRESS OF ARRAY 1 (MINUEND)
ADDRESS OF ARRAY 2 (SUBTRAHEND)
                                                TEMPORARY FOR RETURN ADDRESS
      RETURN IN BINARY MODE
                                                                                                                                                           PUSH AY1 ADDRESS
                                                                                                                                                                                              PUSH AY2 ADDRESS
                                                                                                                                                                                                                                                                                                                        SIZE OF ARRAYS
                                                                                 SAMPLE EXECUTION:
                                                                                                                                 AY LADR+1
                                                                                                                                                                   AY2ADR+1
                                                                                                                                                 AYIADR
                                                                                                                                                                                    AY2ADR
                                                                                                                                                                                                              #SZAYS
                                                                                                                                                                                                                                                                                                       SC0612
                                                                                                                                                                                                                              MPDSUB
                                                                                                                                                                                                                                                                                                                                                                           034H
091H
046H
002H
                                                                                                                                                                                                                                                                                                                                          AY1
AY2
                                                BLOCK
                                                                                                                                                                                                                                                                                                                                         . WORD
                                                                                                                                                                                                                                                                                                                                                                           BYTE
BYTE
BYTE
BYTE
BYTE
BYTE
                                                                                                                                                                                                                                                                                                                        . EQU
      CLD
                                                                                                                                  LDA
LDA
LDA
PHA
PHA
PHA
                                                                                                                                                                                                              LDA
PHA
JSR
BRK
                                                                                                                                                                                                                                                                                                                                        AYIADR:
AYZADR:
                                        DATA
                                                                                                                          SC0612;
                                                                                                                                                                                                                                                                                                                        SZAYS:
EXIT:
                                                                                                                                                                                                                                                                                                                                                                  AY1:
```

AY2:

067H 045H 023H 001H

BYTE BYTE BYTE BYTE BYTE BYTE

PROGRAM

END.

Mult ple-Precision Decimal Multiplication (MPDMUL)

W9

Multiplies two multi-byte unsigned decima! numbers. Both numbers are stored with their least significant digits at the lowest address. The product replaces one of the numbers (the one with the starting address ower in the stack). The length of the numbers (in bytes) is 255 or less. Only the least precision decimal operations. The program returns with the Decimal Mode (D) flag to retain compatibility with other multiplesignificant bytes of the product are returned cleared (binary mode)

Procedure: The program handles each digit

of the multiplicand (array 1) separately. It upper nibble of a byte), and then uses it as a masks that digit off, shifts it (if it is in the counter to determine how many times to add as the next digit of the full product and the partial product is shifted right four bits. The program uses a flag to determine whether it is the multiplier to the partial product. The least significant digit of the partial product is saved currently working with the upper or lower digit of a byte. A length of 00 causes an exit with no multiplication.

Registers Used: All

Exacution Time: Depends on the length of the operands and on the size of the digits in the multiplicand (since those digits determine how many times the multiplier is added to the partial product).

If the average digit in the multiplicand has a value of 5, then the execution time is approxmately

cycles where LENGTH is the number of bytes in the operand. If, for example, LENGTH = 6 (12) $322 \times \text{LENGTH}^2 + 390 \times \text{LENGTH} + 100$ digits), the approximate execution time is

 $322 \times 6^2 + 390 \times 6 + 100 = 322 \times 36 + 2340$ + 100 = 11,592 + 2440 = 14,032cycles.

Program Size: 203 bytes

Data Mamory Required: 517 bytes anywhere in RAM plus four bytes on page 0. The 517 bytes inywhere in RAM are temporary storage for the

LENGTH), the next digit in the operand (one address MCAND), the return address (two bytes operands in bytes (one byte at address byte at address NDIGIT), the digit counter (one byte at address DCNT), the byte index into the operands; the pointers start at addresses AYIPTR (00D016 in the listing) and AY2PFR partial product (255 bytes starting at address PROD), the multiplicand (255 bytes starting at starting at address RETADR), the length of the operands (one byte at address IDX), and the overflow byte (1 byte at address OVERFLW). The four bytes on page 0 hold pointers to the two $(00D2_{16}$ in the listing), Special Case: A length of zero causes an inal multiplicand (array 1 is unchanged), the Decimal Mode flag cleared (binary mode), and intracediate exit with the product equal to the origthe more significant bytes of the product (starting at address PROD) undefined.

Order in stack (starting from the top) **Entry Conditions**

More significant byte of return address Less significant byte of return address

Length of the operands in bytes

200

Exit Conditions

Multiplicand (array 1) replaced by multiplicand (array 1) times multiplier (array 2). D flag set to zero (binary mode)

6M MULTIPLE-PRECISION DECIMAL MULTIPLICATION (MPDMUL)

~

Less significant byte of starting address of multiplier (address containing the least significant byte of array 2)

More significant byte of starting address of mulliplier (address containing the least significant byte of array 2)

multiplicand (address containing the least Less significant byte of starting address of significant byte of array 1)

multiplicand (address containing the least More significant byte of starting address of significant byte of array 1)

Example

Bottom operand (array 1 or multiplicand) Decimal Mode flag = 0 (binary mode) Bottom operand (array 1) - Bottom Length of operands (in bytes) - 04 Top operand (array 2 or multiplier) operand (array 1) . Top operand (array 2) = 2214229216. - 00003518₁₆ -00006294_{16} Data: Result

number of bytes in the multiplicand a Note that MPDMUL returns only the 1 multiplier) to maintain compatibility w other multiple-precision decimal arithmy significant digits at address PROD. The u product are available starting with their le may need to check those bytes for a possi overflow or extend the operands with ad operations. The more significant bytes of significant bytes of the product (that is, ional zeros.

	Multiple-Precision Decimal Multiplication MPDMUL	Multiply 2 arrays of BCD bytes Arrayl := Arrayl * Array2	TOP OF STACK Low byte of return address, High byte of return address, Length of the arrays in bytes, Low byte of array 2 (multiplicand) address, High byte of array 1 (multiplier) address, Low byte of array 1 (multiplier) address, High byte of array 1 (multiplier) address, The arrays are unsigned BCD numbers with a maximum length of 255 bytes, ARRAY[0] is the least significant byte, and ARRAY[LENGTH-1] the most significant byte.
Title Name: Purpose: Entry:	Title Name:	Purpose:	Entry:

Arrayl := Arrayl * Array2

⊃
=
>
=
Ó
≂
≠
-5
≤
~
4
\sim
\simeq
-
_
⋖
()
v
_
-
Q.
<u>ب</u>
٠,
\equiv
~
>
-
_
-
q
-
-2
=
1 :
ىيا
\sim
_
7
-
\sim
\simeq
U.
•
_
ت
ū
ū
Ē
ū
PBE.
Ē
PBE.
P.PRE
PBE.
FP. F.PRE
P.PRE
FP. F.PRE
M MILL TIPE F.PRE
FP. F.PRE
M MILL TIPE F.PRE
M MILL TIPE F.PRE

292	ARITHMETIC				
•• ••	Registers	ers used: All			
	Time:	Assum 5 the (322	Assuming the average digit value of ARRAY 1 is ; 5 then the time is approximately (322 * length^2) + (390 * length) + 100 cycles ;		LDA STA STA INX
	Size:	Program Data	am 203 bytes 1 517 bytes plus 1 4 bytes in page zero 1 5		DEX
					; INITI LDA STA
; EQUATES AYIPTR: . AY2PTR: .	. EQU	0D0H 0D2H	; PAGE ZERO FOR ARRAY 1 POINTER ; PAGE ZERO FOR ARRAY 2 POINTER	900	; ; LOOP
MPDMUL:	SAVE	RETURN ADDRESS			LDA
	PLA STA	RETADR			LOOP
	STA	RETADR+1	•	, a 00 Iu	DUR!
		LENGTH OF ARRAYS		1000	LDA
	STA	LENGTH			rox.
	GET S	STARTING ADDRESS	OF ARRAY 2		LDX
	STA	AY2PTR			LSB
	STA	AY2PTR+1			LSR
	GET ST	STARTING ADDRESS OF ARRAY	OF ARRAY 1	DLOOP 1	2 2 2 2 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	STA	AYIPTR			BEO
	STA	AY1PTR+1			1 004
	, RESTOF LDA	RESTORE RETURN ADDRESS LDA RETADR+1 BUA	SS	ADDLP:	rox Tox
	LDA PHA	RETADR			CLC
	INITIALIZE	ALIZE		INNER	LDA
	LOX	#0 LENGTH	: IS LENGTH ZERO ?		STA
	BNE	INITLP EXIT			BNE
	HOVE A	ARRAY 1 TO MULTI PRODUCT ARRAY.	HOVE ARRAY 1 TO MULTIPLICAND ARRAY, 2ERO ARRAY 1, AND IZERO PRODUCT ARRAY.	diverse	INC
147.17.17	LDA STA	(AYIPTR),Y MCAND,Y	MOVE ARYI[Y] TO MCANDIY]	o con	DEC

COUNTER		MULTIPLICAND LOW DIGIT	(-1)	YTE FIRST DIGIT T 4 BITS	PER DIGIT NEXT DIGIT IS ZERO IMES) ARRAYS BYTES IITIALY	Y INDEX COUNTER LOOP COUNTER * 0 VERFLOW FROM ADDITION OVERFLOW BYTE	UNTIL NDIGIT = 0
; ZERO ARY1 [Y] ; ZERO PROD ; DECREMENT LOOP ; CONTINUE UNTIL	INDEX TO ZERO	BYTES OF THE START WITH	1 2 DIGITS PER BYTE FIRST DIGIT DCNT = 0 SECOND DIGIT DCNT = FF HEX A ;ZERO OVERFLOW	E 51	A VEN	; Y = INDEX INTO ARRAYS ; X = LENGTH IN BYTES ;CLEAR CARRY INITIALY	GET NEXT BYTE JADD TO PRODUCT JENOREMENT ARRAY INDEX DECREMENT LOOP COUNTER CONTINUE UNTIL LOOP CO BRANCH IF NO OVERFLOW ELSE INCREMENT OVERFLOW	CONTINUE UNTIL
LDA #0 STA (AYIPTR), X STA PROD, X INY DEX BNE INITLP	;INITIALIZE CURRENT LDA #0 STA IDX	; ;LOOP THROUGH ALL THE LDA ‡0 STA DCNT	1 LOOP THROUGH 2 DIGITS 1 DURING THE FIRST DIGIS 2 DURING THE SECOND DIGIS LDA #0 STA OVRFLW LDY IDX		#OFH SDIGIT NDIGIT D MULTIPLIER TO	LDX #0 LDX LENGTH CLC	LDA (AYZPTR),Y ADC PROD,Y STA PROD,Y DEX INY BNE INNER BNC DECND INC OVYFLW	DEC NDIGIT BNE ADDLP
<u>ግ</u> ማ ወ ዘ ወ ወ	~7 a	LOOP:	DLOOP:	T I I I I I I I I I I I I I I I I I I I				DECND

£	STORE;	STORE THE LEAST SIGNIFICANT; AS THE NEXT DIGIT OF ARRAY	STORE THE LEAST SIGNIFICANT DIGIT OF PRODUCT		CLD
110100	LDA	PROD #0FH	CLEAR UPPER DIGIT	•	
	BPL ASL ASL ASL ASL	D D D D D D D D D D D D D D D D D D D	BRANCH IF FIRST DIGIT BLSE SHIFT LEFT 4 BITS TO PLACE IN THE UPPER DIGIT	; DATA RETADR: LENGTH: NDIGIT: DCNT: I DX:	
: 1000	LDY ORA STA	IDX (AYIPTR),Y (AYIPTR),Y	GET CURRENT BYTE INDEX JOR IN NEXT DIGIT STOKE NEW VALUE	OVRFLW: PROD: MCAND:	
	,SHIFT LDY	RIGHT PRODUCT 1 LENGTH	DIGIT (4 BITS) ;SHIFT RIGHT FROM THE FAR END	Pag dag dag	SAMPI
SHFTLP:	DEY	;	;DECREMENT Y SO IT POINTS AT THE NEXT BYTE		
	LDA PHA AND	PROD,Y #OFOH	;SAVE LOW DIGIT OF PROD, Y ;CLEAR LOW DIGIT	SC0613;	LDA PHA
	jmake jmake Lsr Ora		LOW DIGIT OF OVERFLOW = HIGH DIGIT OF PROD, Y HIGH DIGIT OF PROD, Y = LOW DIGIT OF PROD, X OVRFLW ;SHIFT OVERFLOW RIGHT OVRFLW ;BIT 02 AND CARRY = OVERFLOW .BITC 4 1 = PADD		LDA PHA PHA
	ROR	A C			PHA
	ROR ROR STA PLA	A A PROD, Y	NOW PROD IN BITS 03 AND OVERFLOW IN 47 STORE NEW PRODUCT SET OLD PROD.Y		LDA PHA JSR
	AND STA TYA BNE	‡OFH OVRFLW SHFTLP	CLEAR UPPER DIGIT STORE IN OVERFLOW CHECK FOR Y = 0 BRANCH IF NOT DONE		a X X
	JCHECK DEC LDA		IF WE ARE DONE WITH BOTH DIGITS OF THIS BYTE DEN'T ; MAKE U GOTO FF HEX TO INDICATE SECOND DIGIT DEN'T		
	CMP BEQ	#0FFH DLOOP	HAVE WE ALREADY DONE BOTH DIGITS ?	SZAYSı	JMP . EQU
	; INCRE INC LDA	MENT TO NEXT BYTE IDX	INCREMENT TO NEXT BYTE AND SEE IF WE ARE DONE INC IDX LDA IDX	AY JADR: AY 2ADR:	WORD
	CMP BCS JMP	LENGTH EXIT LOOP	BRANCH IF BYTE INDEX >= LENGTH; ELSE CONTINUE	AY1;	BYTE, BYTE

		PR 14 14 14 14											
FRETURN IN BINARY MODE	TEMPORARY FOR RETURN ADDRESS LENGTH OF ARRAYS NEXT DIGIT IN ARRAY DIGIT COUNTER FOR BYTES IN ARRAYS SOVERFLOW BYTE PRODUCT BUFFER MULTIPLICAND BUFFER			;PUSH AY1 ADDRESS		PUSH AY2 ADDRESS		;PUSH LENGTH OF ARRAYS ;MULTIPLE-PRECISION BCD MULTIPLICATION ;RESULT OF 1234 * 1234 = 1522756 ; IN MEMORY AY1 = 56H	 AXI+4 = 00H AXI+5 = 00H AXI+6 = 00H		ILENGTH OF ARRAYS	ADDRESS OF ARRAY 1 JADDRESS OF ARRAY 2	
	.BLOCK 2 .BLOCK 1 .BLOCK 1 .BLOCK 1 .BLOCK 1 .BLOCK 1	EXECUTION:	AY1ADR+1	AYlADR	AY2ADR+1	AY 2A DR	#SZAYS	мермиц		SC0613	7	AY1 AY2	034H 012H 0
CLD		SAMPLE	LDA	PHA LDA PHA	LDA	LDA	rDA	FIIA JSR BRK		JMP	. EQU	. WORD	.BYTE .BYTE .BYTE
	JATA JDATA RETADR: LENGTH: NDIGIT: DCNT: IDX: OVRFLW: PROD: MCAND:	2m 4m 4m 2m 4m	SC0613;		-						SZAYSı	AY JADR: AY 2ADR:	AY1:

ARITHIMETIC 296

AY 2:

ວ ວວ	034H 012H 0 0 0 0	, PROGRAM
BYTE BYTE BYTE	BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE	GND.

Multiple-Precision Decimal Division (MPDDIV)

Divides two multi-byte unsigned decimal The quotient replaces the dividend (the but the address of its least significant byte is available starting at memory location numbers. Both numbers are stored with their operand with the starting address lower in the HDEPTR. The Carry flag is cleared if no least significant byte at the lowest address. stack). The length of the numbers (in bytes) is 255 or tess. The remainder is not returned the Carry flag is set to 1, the dividend is left unchanged, and the remainder is set to zero. errors occur; if a divide by zero is attempted,

The program returns with the Decimal M (D) flag cleared (binary mode)

remainder into the new dividend. It t the Carry flag, if it finds the divisor to Procedure: The program performs diviby trial subtractions, a digit at a time. It de mines how many times the divisor can subtracted from the dividend and then s: that number in the quotient and makes digit. The program exits immediately, ser zero. The Carry flag is cleared otherwise rotates the dividend and the quotient left

Registers Used: All

lient (determining how many trial subtractions Exacution Time: Depends on the length of the must be performed). If the average digit in the operands and on the size of the digits in the quoquotient has a value of 5, then the execution time is approximately

440 × LENGTH² + 765 × LENGTH + 228

cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH = 6 (12) digits), the approximate execution time is

 $440 \times 6^2 + 765 \times 6 + 228 = 440 \times 36 + 4590$ + 228 = 15,840 + 4818 = 20,658 cycles.

Program Size: 246 bytes

Data Memory Required: 522 bytes anywhere in RAM plus eight bytes on page 0. The 522 bytes anywhere in RAM are temporary storage for the bytes starting at address HIDE2), the return high dividend (255 bytes starting at address HIDEI), the result of the trial subtraction (255 address (two bytes starting at address RETADR), a pointer to the dividend (two bytes darting at address AYIPTR), the length of the

next digit in the array (one byte at address NDIGIT), the divide toop counter (one byte at operands (one byte at address LENGTH), the address COUNT), and the addresses of the high bytes on page 0 hold pointers to the divisor dividend buffers (two bytes each, starting at The eight (address AY2PTR, 00D016 in the listing), the current high dividend and remainder (address HDEPTR, 00D216 in the listing), the other high dividend (address ODEPTR, 00D416 in the listing), and the temporary array used in the left rotation (address RLPTR, 00D616 in the listing). addresses AHIDEI and AHIDE2).

Special Cases:

with the Carry flag cleared, the quotient equal to the original dividend (array I unchanged), the 1. A length of zero causes an immediate exit remainder undefined, and the Decimal Mode flag cleared (binary mode) 2. A divisor of zero causes an exit with the Carry flag set to 1, the quotient equal to the original dividend (array I unchanged), the remainder equal to zero, and the Decimal Mode flag cleared (binary mode).

Entry Conditions Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

divisor (address containing the least sig-Less significant byte of starting address of Length of the operands in bytes

divisor (address containing the least sig-More significant byte of starting address of nificant byte of array 2) nificant byte of array 2)

dividend (address containing the least sig-Less significant byte of starting address of

dividend (address containing the least sig-More significant byte of starting address of nificant byte of array 1) nificant byte of array 1)

Exit Conditions

Dividend (array 1) replaced by dividend

the result is normal.

If the divisor is zero, Carry = 1, the divi-

The remainder is available with its least significant digits stored at the address in

HDEPTR and HDEPTR+1

If the divisor is non-zero, Carry = 0 and (array 1) divided by divisor (array 2)

dend is unchanged, and the remainder is

D flag set to zero (binary mode).

Example

Bottom operand (array 1 or dividend) = 22142298₁₆ Length of operands (in bytes) = 04 Top operand (array 2 or divisor) = 000062941s Data:

Decimal Mode flag - 0 (binary mode) Bottom operand (array 1) = Bottom Remainder (starting at address in IIDEPTR and IIDEPTR+1) = operand (array 1)/Top operand (array 2) = 00003518_{16} Carry flag is 0 to indicate no livide by zero error. 919 - 91900000000Result:

MPDDIV:

V4 14 84 84	Title Name:		Multiple-Precision Decimal Division MPDDIV
60 PG PG	Purpose:		Divide 2 arrays of BCD bytes Arrayl :* Arrayl / Array2
pu yu ba sa sa sa sa sa sa sa sa	Entry:		LOW byte of return address, High byte of return address, Length of the arrays in bytes, Low byte of array 2 (divisor) address, High byte of array 1 (dividend) address, Low byte of array 1 (dividend) address,
10a day day day day			The arrays are unsigned BCD numbers with a maximum length of 255 bytes, ARRAY(0) is the least significant byte, and ARRAY(LENGTH-1) the most significant byte.
20, 20, 50, 40, 50, 60, 50, 50, 50, 50	Bxít:		Arrayl: * Arrayl / Array2 Dybuf:= remainder If no errors then carry: * 0 ELSE divide by 0 error carry: * 1 ARRAY 1:* unchanged remainder:= 0
	Register	Registers used:	All
on to on on	Time:		Assuming the average digit value in the quotient is 5 then the time is approximately (440 * length^2) + (765 * length) + 228 cycles
en en en en en en	Size:		Program 246 bytes Data 522 bytes plus 8 bytes in page zero
1EQUATES AY2PTR: HDEPTR:	s . EQU . EQU	0D0H 0D2H	PAGE ZERO FOR ARRAY 2 (DIVISOR) POINTER ; PAGE ZERO WHICH POINTS TO THE CURRENT . HICH DIVIDEND POINTER
ODEPTRE	. EQU	0D4H	ERO WHICH
RLPTR:	.EQU	н900	; PAGE ZERO FOR ROTATE LEFT ARRAY

300 ARITHMETIC

; ROTATE LEFT THE LOWER DIVIDEND AND THE QUOTIENT (ARRAY 1)
; THE HIGH DIGIT OF NDIGIT BECOMES THE LEAST SIGNIFICANT DIGIT
; OF THE QUOTIENT (ARRAY 1) AND THE MOST SIGNIFICANT DIGIT
; OF ARRAY 1 (DIVIDEND) GOES TO THE HIGH DIGIT OF NDIGIT
LDA AYIPTR+1
LDY AYIPTR

JSR RLARY 1 BRANCH IF LOWER BYTE IS NOT 0; ELSE GET HIGH BYTE; CONTINUE UNTIL COUNT = 0; DECREMENT UPPER BYTE OF COUNT ;MOVE OVERFLOW FROM * 2 INTO A ;STORE HIGH BYTE OF COUNT CONTINUE ORING ALL THE BYTES BRANCH IF DIVISOR IS NOT ; ERROR EXIT BRANCH IF NO OVERFLOW PERFORM DIVISION BY TRIAL SUBTRACTIONS ; COUNT :* (LENGTH * 2) + 1 ; LENGTH * 2 WE ARE DONE CHECK FOR DIVIDE BY ZERO COUNT = 0 THEN COUNT (AY2PTR),Y ROLDVB COUNT+1 OKEXIT COUNT+1 COUNT+1 COUNT+1 LENGTH DVLOOP EREXIT CHKDVO NDIGIT LENGTH COUNT COUNT 000 NDIGIT := 0 LDA #0 ្ន JIF DEC BNE LDA LDA BEQ DEC BNE LDX 35 STA STA LDA ROL DVLOOP: CHKDV0: DV0l;

ROTATE LEFT THE HIGH DIVIDEND WHERE THE LEAST SIGNIFICANT DIGIT , OF HIGH DIVIDEND BECOMES THE HIGH DIGIT OF NDIGIT

HDEPTR+1 HDEPTR RLARY

LDA LDY JSR

ROLDVB:

INNER

SUBLP

OKEXIT:

EREXIT;

EXIT:

```
JTEMPORARY FOR RETURN ADDRESS
JARRAY 1 ADDRESS
JLENGTH OF ARRAYS
JOIVIDE LOOP COUNTER
JADDRESS OF HIGH DIVIDEND BUFFER 1
JADDRESS OF HIGH DIVIDEND BUFFER 2
HIGH DIVIDEND BUFFER 1
HIGH DIVIDEND BUFFER 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BITS 5..7 AND CARRY = NEXT DIGIT
                                      PURPOSE: ROTATE LEFT AN ARRAY ONE DIGIT (4 BITS)
SENTRY: A * HIGH BYTE OF ARRAY ADDRESS

Y * LOW BYTE OF ARRAY ADDRESS

THE HIGH DIGIT OF NDIGIT IS THE DIGIT TO ROTATE THROUGH

EXIT: ARRAY ROTATED LEFT THROUGH THE HIGH DIGIT OF NDIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        NOW NDIGIT IN BITS 0..3 AND FLOW DIGIT IN HIGH DIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      INCREMENT TO NEXT BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      GET OLD HIGH DIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             BRANCH IF NOT DONE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           CLEAR LOWER DIGIT
                                                                                                                                                                                                                                                                                                                        SHIFT NDIGIT INTO LOW DIGIT OF ARRAY AND SHIFT ARRAY LEFT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CLEAR HIGH DIGIT
                                                                                                                                                                                                                                                                                                                                                                                        START AT ARY1 [0]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             SAVE HIGH DIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 STORE IN NDIGIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           DECREMENT COUNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                          GET NEXT BYTE
```

304 ARITHMETIC

; PUSH LENGTH OF ARRAYS ; MULTIPLE-PRECISION BCD DIVISION ; RESULT OF 152756 / 1234 = 1234 ; IN MEMORY AYI = 34H ; AY1+1 = 12H ; AY1+2 = 00H ; AY1+3 = 00H ; AY1+4 = 00H ; AY1+5 = 00H ADDRESS OF ARRAY 1 (DIVIDEND) ADDRESS OF ARRAY 2 (DIVISOR) PUSH AY1 ADDRESS LENGTH OF ARRAYS PUSH AY2 ADDRESS SAMPLE EXECUTION: ; PROGRAM AY2ADR+1 AY LADR+1 AYIADR AY 2ADR #SZAYS SC0614 MPDDIV 034H 012H 052B 01B 056H 027H AY1 AY2 .WORD BYTE. BYTE BYTE. .BYTE END. . E00 LOA PHA LOA PHA LDA LDA LDA PHA LDA PHA JSR BRK AY 1ADR: AY2ADR: SC0614: SZAYS: AY1: AY2:

Multiple-Precision Decimal Comparison

if the subtrahend had been subtracted fr Compares two multi-byte unsigned decimal (BCD) numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 0 if the operand with the address higher in the stack (the subtrahend) is larger then the other operand (the minuend); the Carry flag is set to 1 otherwise. Thus the flags are set as

comparison, since the CMP instruction opbinary mode. Hence, see Subroutine 61 fc Note: This program is exactly the same Subroutine 6J, the multiple-precision bin ates the same in the decimal mode as in listing and other details. the minuend.

Examples

1. Data:	Length of operands (in bytes) = 6	3. Data:	Length of operands (in bytes) = 6
	Top operand (subtrahend) = 196528719340 _{t6}		Top operand (subtrahend) - 19652871934016
	Bottom operand (minuend) = 456780153266 ₁₆		Bottom operand (minuend) - 0737859910741b
Resuft;	Zero flag = 0 (operands are not equat) Carry flag = 1 (subtrahend is not	Result:	Zero flag = 0 (operands are not equal Carry flag = 0 (subtrahend is larger
	larger than minuend)		than minuend)
2. Data:	Length of operands (in bytes) = 6		
	Top operand (subtrahend) = 196528719340_{16}		
	Bottom operand (minuend) = 196528719340 ₁₆		
Result:	Zero flag = 1 (operands are equal)		
	Carry flag = 1 (subtrathend is not larger than minuend)		

Sets a specified bit in a 16-bit word to 1. *Procedure*: The program uses bits 0 through 2 of register X to determine which bit position to set and bit 3 to select a particular byte of the original word-length data. It then logically ORs the selected byte with a mask containing a 1 in the chosen bit position and 0s elsewhere. The masks with one 1 bit are available in a table.

Registers Used: All Execution Time: 57 cyclcs Program Size: 42 bytes Data Memory Required: Two bytes anywhere in RAM (starting at address VALUE).

Special Case: Bit positions above 15 will be interpreted mod 16. That is, for example, bit position 16 is equivalent to bit position 0.

Entry Conditions

Exit Conditions

More significant byte of data in accumulator Less significant byte of data in register Y Bit number to set in register X

More significant byte of result in accumulator Less significant byte of result in register Y

Examples

. Data:	(A) = 6E ₁₆ = 01101110 ₂ (more significant byte) (Y) = 39 ₁₆ = 00111001 ₂ (less significant byte) (X) = 0C ₁₆ = 12 ₁₀ (bit position to set)	2. Data:	356668
Result;	(A) = $7E_{16}$ = 01111110, (more significant byte, bit 12 set to 1) (γ) = 39_{16} = 00111001, (less significant byte)	Result:	3565

(A) = $6E_{16}$ = 01101110; (more significant byte)	$(Y) = 394_6 = 60111001_2$ (less significant byte) $(X) = 62_{16} = 2_{10}$ (bit position to set)	(A) = $6E_{16} = 01101110_2$	(Fig. 8) $= 3D_{16} = 00111101_2$ (Fess significant byte, bit 2 se
2. Data:		Result	

RETURN THE RESULT IN REGISTERS A AND Y

VALUE+1

LDA LDY RTS

GET THE BYTE ISET THE BIT

VALUE,X BITMSK,Y VALUE,X

LDA ORA STA

SET THE BIT

	t word.	High byte of word Low byte of word Bit number to set	Register A * High byte of word with bit set Register Y = Low byte of word with bit set			
Bit set BirsEr	Set a bit in a 16 bit word.	Register A = High byte of word Register Y = Low byte of word Register X = Bit number to set	Register A = High by Register Y = Low byt	A11	57 cycles	Program 42 bytes Data 2 bytes
Title Name:	Purpose:	Entry:	Exit:	Registers used: All	Time:	Size:
			·			in in in in

띪거

308 BIT MANIPULATIONS AND SHIFTS

; BIT 0 = 1 ; BIT 1 = 1 ; BIT 2 = 1 ; BIT 4 = 1 ; BIT 6 = 1 ; BIT 7 = 1	TEMPORARY FOR THE DATA WORD		;LOAD DATA WORD INTO A,Y ;GET BIT NUMBER IN X ;SET THE BIT ;RESULT OF VAL = 5555H AND BITN = 0F ; REGISTER A = D5H, REGISTER Y = 55H
00000010B 00000010B 00000100B 00010000B 0010000B 01000000B	2	EXECUTION	VAL+1 VAL BITN BITSET
BYTE BYTE BYTE BYTE BYTE BYTE BYTE	, BLOCK	SAMPLE	LDA LDY LDX JSR BRK
BITMSA	, DATA VALUE:	,, to to to to	SC0701;

;TEST DATA, CHANGE FOR DIFFERENT VALUES VAL: .WORD 5555H BITN: .BYTE UFH

SC0701

JMP

; PROGRAM END.

Bit Clear (BITCLR)

tion to clear and bit 3 to select a particular Procedure: the program uses bits 0 through 2 of register X to determine which bit posibyte of the original word-length data. It then logically ANDs the selected byte with a mask containing a 0 in the chosen bit position and is elsewhere. The masks with one 0 bit are Clears a specified bit in a 16-bit word. available in a table.

Data Memory Required: Two bytes anywhere in RAM (starting at address VALUE). Execution Time: 57 cycles Program Size: 42 bytes Registers Used: All

Special Case: Bit positions above 15 will be interpreted mod 16. That is, for example, bit position 16 is equivalent to bit position 0.

Entry Conditions

Exit Conditions

More significant byte of data in accumulator Less significant byte of data in register Y Bit number to clear in register X

More significant byte of result in accumula: Less significant byte of result in register >

Examples

 Data: (A) = 6E₁₆ = 01101110₁₆ (more significant byte) (Y) = 39₁₆ = 00111001₂ (less significant byte) (X) = 04₁₆ = 4₁₀ (X) = 04₁₆ = 4₁₀ (bit position to clear) 	(A) = 6E _{1b} = 01101110 ₂ (more significant byte) (Y) = 29 _{1b} = 00101001 ₂ (less significant byte, bit 4 cleared)
2. Data:	Result:
1. Data: (A) = 6E ₁₆ = 01101110 ₂ (more significant byte) (Y) = 39 ₁₆ = 00111001 ₁₆ (less significant byte) (X) = 0E ₁₆ = 14 ₁₀ (bit position to clear)	(A) – 2E ₁₆ – 01101110 ₂ (more significant byte, bit 14 cleared) (Y) – 39 ₁₆ – 00111001 ₂ (less significant byte)
I. Data:	Result:

; BIT 0 ; BIT 2 ; BIT 3 ; BIT 4 ; BIT 5 ; BIT 6

1111111101B 111111111B 11110111B 111101111B 111011111B 101111111B

GET BIT NUMBER IN X
CLEAR THE BIT
RESULT OF VAL * 5555H AND BITN * 00H IS
REGISTER A * 55H, REGISTER Y * 54H TEMPORARY FOR THE DATA WORD LOAD DATA WORD INTO A,Y TEST DATA, CHANGE FOR DIFFERENT VALUES VAL: WORD 5555H BITN: BYTE 0 SAMPLE EXECUTION BITN BITCLR SC0702 VAL+1 .٢٧ BLOCK LDA LDY LDX JSR BRK SC0702: , DATA VALUE: VAL: BITN:

PROGRAM GN3.

;BE SURE THAT THE BIT NUMBER IS BETWEEN 0 AND 15 TXA AND #0FB

TAX

TAX

SAVE BIT NUMBER IN X

AND

\$15AVE BIT NUMBER IN X

THE LOWER 3 BITS OF THE BIT NUMBER

TAY

TAX

TRESTORE BIT IN THE BYTE, SAVE IN Y

TRESTORE BIT NUMBER

LSR

A ;DIVIDE BY 8 TO DETERMINE BYTE

TAY TYXA LSR LSR LSR TAX

SAVE BYTE NUMBER (0 OR 1) IN X

GET THE BYTE CLEAR THE BIT VALUE,X BITMSK,Y VALUE,X CLEAR THE BIT LDA VALUE, X AND BITMSK, STA VALUE, X RETURN THE RESULT IN REGISTERS A AND Y

VALUE+1 VALUE LDA LDY RTS

Sets the Carry flag to the value of specified bit in a 16-bit word.

Procedure: The program uses bits 0 through 2 of register X to determine which bit position to test and bit 3 to select a particular byte of the original word-length data. It then togically ANDs the selected byte with a mask containing a 1 in the chosen bit position and 0s elsewhere. Since the result is zero if the tested bit is 0 and non-zero if the tested bit is 2 and non-zero if the tested bit is 1, the Zero flag is set to the complement of the tested bit. Finally, the program sets the

Execution Time: Approximately 50 cycles
Program Size: 37 bytes
Data Memory Required: Two bytes anywhere in
RAM (starting at address VALUE).
Special Case: Bit positions above 15 will be interpreted mod 16. That is, for example, bit position 16 is equivalent to bit position 0.

Carry flag to the complement of the Zero flag, thus making it the same as the tested bit through a double inversion.

Entry Conditions

Exit Conditions

More significant byte of data in accumulator Less significant byte of data in register Y Bit position to test in register X

Carry set to value of specified bit position in data.

Examples

(A) = $6E_{16} = 01101110_3$ (more significant byte)	(Y) = 39 ₁₆ = 00111001 ₂ (less significant byte)	(X) = $0B_{16} = 11_{10}$ (bit position to test)
l. Data:		
<u> </u>		

Result: Carry = 1 (value of bit 11)

(Y) - 39₁₆ - 00111001₂ (less significant byte) (X) - 06₁₆ - 6₁₀ (bit position to test) Result: Carry - 0 (vulue of bit 6)

 $(A) = 6E_{16} = 01101110_2$

Data:

7

(more significant byte)

	a 16 bit word.	Register A * High byte of word Register Y = Low byte of word Register X = Bit number to test	CARRY = value of the tested bit		50 cycles	ស ស មា ឃ
Bit test BITTST	Test a bit in a 16 bit word.	Register A = Lo Register X = Lo Register X = B	CARRY = value	A11	Approximately 50 cycles	Program 37 bytes Data 2 bytes
	se:	••		Registers used: All		
Title Name:	Purpose:	Entry:	Exita	Regis	Time:	Sizes
** ** ** **		- 14 to 10 t			~ ~ •	

;SAVE THE DATA WORD
STA VALUE

;BE SURE THAT THE BIT NUMBER IS BETWEEN 0 AND 15
TXA
AND #0FH
;DETERMINE WHICH BYTE AND WHICH BIT IN THAT BYTE
TAX
TAX
TAX
TAX

BITTST:

SET THE CARRY FLAG TO THE COMPLEMENT OF THE ZERO FLAG
CLC ; ASSUME THE BIT IS 0
BNE EXIT ; FLSE THE BIT WAS 1
EXIT;

314 BIT MANIPULATIONS AND SHIFTS

# 1	;TEMPORARY FOR THE DATA WORD		;LOAD DATA WORD INTO A,Y ;GET BIT NUMBER IN X ;TEST THE BIT ;RESULT OF VAL = 5555H AND BITN = 01 IS ;CARRY = 0 .
0000001B 00000010B 0000100B 00001000B 0010000B 0100000B	7	SAMPLE EXECUTION	: LDA VAL+1 ; LOAD D LDY VAL LDX BITN ;GET BI JSR BITTST ;TEST T BRK ;TESULT JMP SCO703 ;CARRY
BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYTE	. BLOCK	SAMPLE	LDA LDX LDX JSR BRK JMP JMP WORD
BITMSK:	; DATA VALUE:	76	SCG703; ;TEST D VAL: BITN:

Bit Field Extraction (BFE)

Extracts a field of bits from a word and returns the field in the least significant bit positions. The width of the field and its starting bit position are specified.

Procedure: The program obtains a mask with the specified number of 1 bits from a

table, shifts the mask left to align it with the specified starting bit position, and obtains the field by logically ANDing the mask and the data. It then normalizes the bit field by shiring it right so that it starts in bit 0.

ing at add

Execution Time: 34 • STARTING BIT POSI. Starting it

TION plus 138 excles overhead The starting bit species

Execution time: 34 • 51AK HNG BIT POSITION plus 138 cycles overhead. The starting bit position determines the number of times the mask must be shifted left and the bit field right. For example, if the field starts in bit 6, the execution time is

34 • 6 + 138 = 204 + 138 = 342 cycles Program Size: 134 bytes Data Memory Required: Six bytes anywhere in RAM for the index (one byte at address INDEX), the width of the field (one byte at address WIDTH), the data value (two bytes start-

ing at address VALUE), and the mask (two bytes St. starting at address MASK).

Special Cases:

1. Requesting a field that would extend beyond the end of the word causes the program to return with only the bits through bit 15. That is, no wraparound is provided. If, for example, the user asks for a 10-bit field starting at bit 8, the program will return only 8 bits (bits 8 through 15).

2. Both the starting bit position and the number of bits in the field are interpreted mod 16. That is, for example, bit position 17 is equivalent to bit position 1 and a field of 20 bits is equivalent to a field of 4 bits.

Entry Conditions

Order in stack (starting from the top)

Less significant byte of return address More significant byte of return address Starting (lowest) bit position of field Number of bits in the field

Less significant byte of data value More significant byte of data value

Exit Conditions

More significant byte of bit field in accumulator

Less significant byte of bit field in register

Examples

1. Data: Value - F67C₁₆ - 11110110011111100₂
Starting bit position - 4
Number of bits in the field - 8

Result: Bit field - 0067₁₆ - 0000000001100111₂
We have extracted 8 bits from the original data, starting with bit 4 (that is, bits 4 through 11).

Data:	Value = A21)4 ₁₆ = 101000101010100 ₂ Starting bit position = 6 Number of bits in the field = 5	10001011010100; 6 field = 5	Result	Bit field = 000B ₁₆ = 0000000000000111 ₂ We have extracted 5 bits from the original data, starting with bit 6 (that is, bits 6 through 10).	
	Title Name:	Bit Field Extraction BFE	ction		
	Purpose:	Extract a field return the field NOTE: IF THE RECONCY THE RETURNED. REQUESTED BIT (BIT)	of bits d normal duested sits thr FOR EXA STARTIN	Extract a field of bits from a 16 bit word and ; return the field normalized to bit 0. NOTE: IF THE REQUESTED FIELD IS TOO LONG, THEN ; ONLY THE BITS THROUGH BIT 15 WILL BE RETURNED. FOR EXAMPLE IF A 4 BIT FIELD IS ; REQUESTED STARTING AT BIT 15 THEN ONLY 1 ; BIT (BIT 15) WILL BE RETURNED.	
	Entry:	TOP OF STACK Low byte of return address, High byte of return address, Starting (lowest) bit positi (0.15), Number of bits in the field Low byte of data word, High byte of data word,	eturn ad return a sst) bit s in the ata word	P OF STACK Low byte of return address, High byte of return address, Starting (lowest) bit position in the field; (0.15), Number of bits in the field (1.16), Low byte of data word, High byte of data word,	
	Exit:	Register A = Hig Register Y = Low	yh byte v byte c	<pre>= High byte of field = Low byte of field</pre>	
	Registers used:	A11			
	Time:	138 cycles overhead plus (34 * starting bit position)	head plu g bit po	is sition) cycles	
	Size:	Program 134 bytes Data 6 bytes	ស ហ 		
(

JSAVE RETURN ADDRESS IN Y,X
PLA
TAY
PLA
TAY

BFE:

GET THE NUMBER OF BITS IN THE FIELD (MAP FROM 1..WIDTH TO 0..WIDTH SEC SEC #1 ;SUBTRACT 1 ;MAKE SURE IT IS 0 TO 15 STA WIDTH ;SAVE WIDTH MULTIPLY BY 2 SINCE MASKS ARE WORD-LENGTH ; MAKE SURE INDEX IS A VALUE BETWEEN O AND ; SAVE INDEX 1SHIFT MASK LEFT INDEX TIMES TO ALIGN IT WITH THE BEGINNING
1 OF THE FIELD
LDY INDEX
BEQ GETFLD ;BRANCH IF INDEX = 0 ;SHIFT LOW BYTE, CARRY := BIT 7;ROTATE HIGH BYTE, BIT 0 := CARRY JAND HIGH BYTE OF VALUE WITH MASK STORE IT JAND LOW BYTE OF VALUE WITH MASK STORE IN VALUE CONSTRUCT THE MASK
INDEX INTO THE MASK ARRAY USING THE WIDTH PARAMETER
LDA WIDTH
ASL A
INDIA MSKARY,Y
STA MASK
INY
MSKARY,Y
STA MASK
INY
STA MASK+1
STA MASK+1 CONTINUE UNTIL INDEX = 0 GET THE FIELD BY ANDING THE MASK AND THE VALUE GET THE STARTING BIT POSITION OF THE FIELD RESTORE THE RETURN ADDRESS GET THE DATA WORD PLA STA VALUE PLA STA VALUE+1 VALUE MASK VALUE VALUE+1 MASK+1 MASK MASK+1 SHFTLP #OFH INDEX LDA AND STA LDA AND STA TXA PHA TYA PHA ASL ROL DEY BNE GETFLD: SHFTLP;

318 SIT MANIPULATIONS AND SHIFTS

BIT 0 BY SHIFTING RIGHT INDEX TIN BRANCH IF INDEX * 0	;SHIFT HIGH BYTE RIGHT, CARRY := BIT 0 ;ROTATE LOW BYTE RIGHT, BIT 7 := CARRY ;CONTINUE UNTIL DONE		USED TO CREATE THE MASK	0118 1118 1118 1118 1118 1118 1118 1118	; INDEX INTO WORD ;WIDTH OF FIELD (NUMBER OF BITS) ;DATA WORD TO EXTRACT THE FIELD FROM ;TEMPOHARY FOR CREATING THE MASK		;PUSH THE DATA WORD ;PUSH FIELD WIDTH (NUMBER OF BITS)
IZE THE FIELD TO INDEX EXIT	VALUE VALUE NORMLP	VALUE VALUE+1	ARRAY WHICH IS US	00000000000000000000000000000000000000	7 788	EXECUTION;	VAL+1 VAL NBITS POS
; NORMALIZE LDY INF BEQ EXI	LSR ROR DEY BNE	LDY LDA RTS		WORD WORD WORD WORD WORD WORD WORD WORD	. BLOCK . BLOCK . BLOCK	SAMPLE	LDA PHA PHA PHA PHA LDA
NORMLP:		EXIT:	MSKARY:		INDEX: WIDTH: VALUE: MASK:		SC0704;

7D (BFE) BIT FIELD EXTRACTION 31

PUSH INDEX TO FIRST BIT OF THE FIELD EXTRACT FRESULT FOR VAL = 1234H, NBITS = 4, FOS = 4 1 FREGISTER A = 0, REGISTER Y = 3

TEST DATA, CHANGE FOR OTHER VALUES

SC0704

JMP

BFE

PHA JSR BRK

01234H 4

VAL: .WORD NBITS: .BYTE POS: .BXTE

1 PROGRAM

END.

Bit Field Insertion (BFI)

Inserts a field of bits into a word. The width of the field and its starting (lowest) bit position are specified.

with the specified number of 0 bits from a Procedure: The program obtains a mask table. It then shifts the mask and the bit field

required bit positions, and then logically ORs left to align them with the specified starting bit position. It logically ANDs the mask and the original data word, thus clearing the the result with the shifted bit field.

Registers Used: All

TION plus 142 cycles overhead. The starting bit position of the field determines how many times the mask and the field must be shifted left. For example, if the field is inserted starting in bit 10, Execution Time: 31 . STARTING BIT POSIthe execution time is

 $31 \cdot 10 + 142 = 310 + 142 = 452$ cycles.

Program Size: 130 bytes

RAM for the index (one byte at address INDEX), the width of the field (one byte at address WIDTII), the value to be inserted (two Data Memory Required: Eight bytes anywhere in bytes starting at address INSVAL), the data

value (two bytes starting at address VALUE), and the mask (two bytes starting at address MASK)

Special Cases:

1. Attempting to insert a field that would extend beyond the end of the word causes the That is, no wraparound is provided. If, for example, the user attempts to insert a 6-bit field starting at bit 14, only 2 bits (bits 14 and 15) are program to insert only the bits through bit 15 actually replaced.

2. Both the starting bit position and the length of the bit field are interpreted mod 16. That is, for example, bit position 17 is the same as bit posi-tion I and a 20-bit field is the same as a 4-bit field

Entry Conditions

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

Lowest bit position (starting position) of field Number of bits in the field

More significant byte of bit field (value to Less significant byte of bit field (value to insert

More significant byte of original data value ess significant byte of original data value insert)

Registers used: All

Exit Conditions

More significant byte of result in accumulator Less significant byte of result in register Y The result is the original data value with the bit field inserted, starting at the specified bit position.

Examples

7E

Bit field = 0015₁₆ = 0000000000010101; inserted into the original value starting $Value = A2134_{16} = 1010001011010100$ Value with bit field inserted - A55416 bit 6 (that is, into bits 6 through 10). Those five bits were 01011, (0B₁₆) and Number of bits in the field = 5 Starting bit position = 6 The 5-bit field has been 10100101010101000, are now 10101₂ (15₁₆). Result: 2. Data: Bit field = $008B_{16}$ = 000000010001011_2 Value - F67C16 - 11110110011111002 into the original value starting at bit 4 Value with bit field inserted = $F8BC_{16}$ = 11111100010111100, The 8-bit field has been inserted Number of bits in the field = 8 (that is, into bits 4 through 11). Starting bit position - 4 Result I. Data:

Purpose: 11 B	Bit Field Insertion BEI Insert a field of bits which is normalized to bit 0 into a 16 bit word. NOTE: IF THE REQUESTED FIELD IS TOO LONG, THEN ONLY THE BITS THROUGH BIT 15 WILL BE TOO BE INSERTED STARTING AT BIT FIELD IS TO BE INSERTED STARTING AT BIT 15 THEN ONLY THE FIRST BIT WILL BE INSERTED AT BIT 15. TOP OF STACK Low byte of return address, Bit position at which inserted field will start (015), Number of bits in the field (116), Low byte of value to insert, High byte of value, High byte of value,
Exit: R	Register A = High byte of value with field inserted Register Y = Low byte of value with field inserted

2 2		MSKARY;		INDEX: WIDTH: INSVAL: VALUE: MASK:
DRESS IN Y, X	THE FIE SURE IN INDEX	;SUBTRACT 1 ;MAKE SURE IT IS 0 TO 15 ;SAVE WIDTH TO BE INSERTED (BIT FIELD)	ORD TURN ADDRESS	CONSTRUCT THE MASK ARRAY USING THE WIDTH PARAMETER LDA WIDTH ; MULTIPLY BY 2 SINCE MASKS ARE WORD-LENGTH LDA MSKARY,Y LDA MASK LDA MSKARY,Y LDA MSKARY,Y LDA MSKARY,Y LDA MSKARY,Y
isave return al Pla Fay Pla Plax		• •	GET THE DATA E PLA VALUE STA VALUE STA VALUE+ STA VALUE+ IRSTORE THE RI IXA PHA	CONSTRUCT THE MASK LDA WIDTH ASL TAY LDA MSKARY,Y LDA MSKARY,Y STA MASK LDA MSKARY,Y STA MSKARY,Y STA MSKARY,Y STA MSKARY,Y
	VE RETURN ADDRESS IN Y,X	VE RETURN ADDRESS IN Y,X T THE LOWEST BIT NUMBER OF THE FIELD #OFH ; MAKE SURE INDEX IS A VALUE BETWEEN 0 AND INDEX ; SAVE INDEX T THE NUMBER OF BITS IN THE FIELD (MAP FROM 1 WIDTH TO 0WIDT	VE RETURN ADDRESS IN Y,X T THE LOWEST BIT NUMBER OF THE FIELD #OFH SAVE INDEX T THE NUMBER OF BITS IN THE FIELD (MAP FROM 1WIDTH TO 0WIDTH-1) #11 #12 SAVE SUBTRACT 1 #13 **SAVE WIDTH T THE VALUE TO BE INSERTED (BIT FIELD) INSVAL+1	THE LOWEST BIT NUMBER OF THE FIELD #OFH #OFH #SAVE INDEX #SAVE INDEX THE NUMBER OF BITS IN THE FIELD (MAP FROM 1WIDTH TO 0WIDTH-1) #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1 #1

FILL THE MASK WITH ONES ROTATE LOW BYTE SHIFTING A 1 TO BIT 0 AN: 1 BIT 7 TO CARRY ROTATE HIGH BYTE, BIT 0: * CARRY SHIFT THE INSERT VALUE SHIFTING IN ZEROS AND HIGH BYTE OF VALUE WITH MASK REGISTER A = HIGH BYTE OF THE NEW VALUE USE THE MASK TO ZERO THE FIELD AND THEN OR IN THE INSERT VALUE REGISTER Y = LOW BYTE OF THE NEW VALUE SHIFT MASK AND BIT FIELD LEFT INDEX TIMES TO ALIGN THEM; WITH THE BEGINING OF THE FIELD
LDY INDEX ; BRANCH IF INDEX * 0 AND LOW BYTE OF VALUE WITH MASK CONTINUE UNTIL INDEX = 0 MASK+1 INSVAL INSVAL+1 VALUE+1 MASK+1 INSVAL+1 VALUE MASK INSVAL SHFTLP MASK , RETURN RTS SEC ROL ASL ROL DEY BNE LDA AND ORA TAY LDA AND RT: ä

MASK
THE
CREATE
J.
USED
13
WHICH
ARRAY
; MASK

111111111111108

. WORD

111111111111	111111111111	11111111110	11111111100	1111111110000001	11111110000	11111100000	111111000000	111110000000	111100000001111	11100000000111	1100000000011	100000000001	000000000000	000000000000
WORD.	. WORD	. WORD	WORD.	. WORD	. WORD	. WORD	CHOW.	. WORD	. WORD	WORD.	WORD	WORD.	. WORD	. WORD

CACH CARL YOURT.	CADA DINI ADALI	WIDTH OF FIELD	VALUE TO INSERT	; DATA WORD	JTEMPORARY FOR CREATING THE MASK
	-4	-	7	7	2
0	. BLOCK	BLOCK	. BLOCK	.BLOCK	. BLOCK
				VALUE:	

324 B.T MANIPULATIONS AND SHIFTS

SAMPLE EXECUTION:

PUSH THE STARTING POSITION OF THE PIELD ;INSERT;RESULT FOR VAL = 1234H, VALINS = 0EH,
NBITS = 4, POS = 0CH IS;
REGISTER A = E2H, REGISTER Y = 34H PUSH THE VALUE TO INSERT HIDIN OTHE FIELD WIDTH PUSH THE DATA WORD VALINS+1 VALINS SC0705 NBITS VAL+1 VAL POS BFI SC0705:

TEST DATA, CHANGE FOR OTHER VALUES AL: .WORD 01234H

VALINS: .WORD NBITS: .BYTE POS:

; PROGRAM

END

Multiple-Precision Arithmetic Shift Right (MPASR)

with its least significant byte at the lowest Shifts a multi-byte operand right positions. The length of the number (in bytes) is 255 or less. The Carry flag is set to rightmost bit position. The operand is stored the value of the last bit shifted out of the arithmetically by a specified number of bit

operand right one bit, starting with the me bit from the most significant byte, shifts th bit to the Carry, and then rotates the enti significant byte. It repeats the operation t Procedure: The program obtains the six the specified number of shifts. address.

Registers Used: All	number of shifts (one byte at address NBITS)
	and the transfer of the operand (one but) all
Exacution Time: NUMBER OF SHIFTS, * (18 +	and the tengin of the operation of the state
18 • LENGTII OF OPERAND IN BYTES) + 85	of the operand four hyte at address MSB). The
cycles.	two bytes on page 0 hold a pointer to the operand
If for example, NUMBER OF SHIFTS -	(starting at address PTR,0000, in the listing).
6 and LENGTH OF OPERAND IN BYTES - 8,	
the execution time is	Special Cases:
$6.018 \pm 18 \cdot 81 \pm 85 \pm 6 \cdot 162 \pm 85 \pm 1057$	
	 If the length of the operand is zero, the pro-
cycles	gram exits immediately with the operand
Program Siza: 69 bytes	unchanged and the Carry flag cleared.
Dees Memory Required: Three bytes anywhere	2. If the number of shifts is zero, the program
is 0 a M office two horses on page 0. The three bytes	exits immediately with the operand unchanged
sourchore in R A M are femograph storage for the	and the Carry flag cleared.
The state of the s	

Entry Conditions Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address Number of shifts (bit positions)

Length of the operand in bytes

More significant byte of starting address of operand (address of its least significant

Exit Conditions

Operand shifted right arithmetically by 11 Carry flag is set according to the last t shifted from the rightmost bit position (specified number of bit positions. The orig nal sign bit is extended to the right. Th cleared if either the number of shifts or it

length of the operand is zero). Less significant byte of starting address of operand (address of its least significant

326 B T MANIPULATIONS AND SHIFTS

Examples

 Dala: Length of operand (in bytes) = 04 Operand = 3F6A42D3₁₆ Number of shifts = 03 	Shifted operand = 07ED485A ₁₆ . This is the original operand shifted right three bits arithmetically (the three most significant bits thus all take on the value of the original sign bit, which was 0). Carry = 0, since the last bit shifted from the rightmost bit position was 0.
2. Data:	Result:
Length of operand (in bytes) = 08 Operand = 85A4C719FE66741E ₁₆ Number of shifts = 04	Shifted operand = F85A4C719FE06741 ₁₆ . This is the original operand shifted right four bits arithmetically (the four most significant bits thus all take on the value of the original sign bit, which was 1). Carry = 1, since the last bit shifted from the rightmost bit position was 1.
. Data:	Result

mutcipie-precision drithmetic shift right MPASR	Arithmetic shift right a multi-byte operand N bits.	address, n address, shift, and in bytes, s of the operand, ss of the operand	The operand is stored with ARRAY[0] as its least significant byte and ARRAY[LENGTH-1] its most significant byte.	Operand shifted right with the most significant bit propagated. CARRY := Last bit shifted from least significant position.		lus) cycles per shift	s paqe zero
MPASR	Arithmetic shift rigl N bits.	TOP OF STACK Low byte of return address, High byte of return address, Number of bits to shift, Length of the operand in bytes, Low byte of address of the operand, High byte of address of the operand,	The operand is stored with least significant byte and its most significant byte.	Operand shifted right with the most bit propagated. CARRY := Last bit shifted from least significant position.	A11	85 cycles overhead plus ((18 * length) + 18) cycles per shift	Program 69 bytes Data 3 bytes plus 2 bytes in page zero
Mame:	Purpose:	Entry:		Exit:	Registers used: All	Time;	Size:

GET THE MOST SIGNIFICANT BYTE SHIFT BIT 7 TO CARRY FOR SIGN EXTENSION ; Y = INDEX TO LAST BYTE AND THE COUNTER

SHIFT RIGHT ONE BIT

MSB A LENGTH

LDA ASL LDY

ASRLP:

#PASR: #PLA TAY PLA TAX #PLA #

L00P;	LDA ROR STA DEY BNE	(PTR),Y A (PTR),Y LOOP	98.60	GET NEXT BYTE; GARRY, CA:STORE BLT 7 := CARRY, CA:STORE NEW VALUE; DECREMENT COUNTER; CONTINUE THROUGH ALL THE	CARRY := BIT () E BYTES	
	; DECREME DEC BNE	;DECREMENT NUMBER DEC NBITS BNE ASRLP	OF	SHIFTS ; DECREMENT SHIFT COUNTER ; CONTINUE UNTIL DONE		
EXIT:	8.T.S.					
;DATA SI NBITS: LENGTH: MSB:	SECTION BLOCK: BLOCK	444	ZIE	HUMBER OF BITS TO SHIFT; LENGTH OF OPERAND IN BYTES; MOST SIGNIFICANT BYTE	83	
en FN 10 10 en	SAMPLE	EXECUTION;			** ** ** **	
sc0706:	LDA PHA LDA PHA	AYADR+1 AYADR	PUSH STAR	STARTING ADDRESS OF OPERAND		
	LDA PHA	#S2AY	, PUSH LENGTH	3TH OF OPERAND		
	LDA	SHIFTS	PUSH NUMBER	BER OF SHIFTS		
	JSR BRK BRK	MPASR	SHIFT RESULT OF S IN MEMORY	** SHIFTING AY = EDCBA98765432H, AY = 032H AY+1 = 054H AY+2 = 076H AY+3 = 098H AY+4 = 008H AY+4 = 008H AY+6 = 0FEH	4 BITS C=0	IS
	JMP	902008				
j jdata si szay: shifts; ayadr; ay:	SECTION . EQU . BYTE . BYTE	7 4 AY 21H, 43H,	LENGTH OF OPERANI NUMBER OF SHIFTS STARFING ADDRESS 65H, 87H, 0A9H, 0CBH	ilength of Operand inumber of Shifts istarting Address of Operand 65H,87H,0A9H,0CBH,0EDH		

Multiple-Precision Logical Shift Left (MPLSL)

Shifts a multi-byte operand left logically The Carry flag is set to the value of the last bit shifted out of the leftmost bit position. The operand is stored with its least significant by a specified number of bit positions. The length of the operand (in bytes) is 255 or less.

initially (to fill with a 0 bit) and then rotat the entire operand left one bit, starting wi Procedure: The program clears the Car byte at the lowest address.

the least significant byte. It repeats the oper

tion for the specified number of shifts.

at address LENGTII). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, $00D0_{16}$ in the listing). anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte Execution Time: NUMBER OF SHIFTS • (16 + 20 • LENGTH OF OPERAND IN BYTES) + 73 II, for example, NUMBER OF SHIFTS = 4 and LENGTH OF OPERAND IN BYTES = 6

Registers Used: All

cycles.

Special Cases:

(i.e., a 4-bit shift of a byte operand) the execution $4 \cdot (6 + 20 \cdot 6) + 73 = 4 \cdot (136) + 73 =$

1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

exits immediately with the operand unchanged and the Carry flag cleared. 2. If the number of shifts is zero, the program

Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0. The two bytes

617 cycles.

time is

Entry Conditions

Order in stack (starting from the top)

More significant byte of starting address of Less significant byte of starting address of operand (address of its least significant operand (address of its least significant More significant byte of return address Less significant byte of return address Number of shifts (bit positions) Length of the operand in bytes byte)

Exit Conditions

Operand shifted left logically by the specific bit positions are filled with zeros). The Car flag is set according to the last bit shift. number of bit positions (the least significa from the leftmost bit position (or cleared either the number of shifts or the length the operand is zero).

ċ

Examples

Length of operand (in bytes) = 04 Operand = 3F6A42D3 ₁₆ Number of shifts = 03	Shifted operand = FB521698 ₁₆ . This is the original operand shifted left three bits logically, the three least significant bits are all cleared.	Carry - 1, since the last bit shifted from the leftmost bit position was I.	left	; perand N bits ;	and,	ARRAY[0] as its ; ARRAY[LENGTH-1] ;	least ; ; t		shift	in in in in i
Length of operand (in by Operand = 3F6A42D3 ₁₆ Number of shifts = 03	Shifted operand = I the original operan- bits logically; the the bits are all cleared.	Carry = 1, si shifted from was t.	shift	shift left a multi-byte operand	ddress, address, lift, d in bytes, of the operand,	with ARRAY[U] and ARRAY[LE yte,	the it bi		cycles per	zero
2. Data:	Result:		sion logic	left a mul	of return address, of return address, bits to shift, the operand in bytes, if address of the oper of address of the oper	is stored with icant byte and nificant byte,	d left fil ts with ze most signi		ad plus + 16)	es es plus es in page
Length of operand (in bytes) = 08 Operand = $85A4C719FE06741E_{16}$ Number of shifts = 04	Shifted operand = \$A4C719FE06741E0 ₁₆ . This is the original operand shifted left four bits logically, the four least significant bits are all cleared.	Carry = 0, since the last bit shifted from the letimost bit position was 0.	Muitiple-precision logical MPGSL	Logical shift	TOP OF STACK Low byte of return address, High byte of return address, Number of bits to shift, Length of the operand in bytes, Low byte of address of the operand, High byte of address of the operand,	The operand is stored with least significant byte and its most significant byte,	Operand shifted left filling significant bits with zeros. CARRY := Last most significan	A11	73 cycles overhead plus ((20 * length) + 16)	Program 54 bytes Data 2 bytes 2 bytes
perand (ir 85A4C719 shifts = 0	and = 5A original op s logically; oits are all	since the						: nsed:		
Length of operand (in 1 Operand = 85A4C719F Number of shifts = 04	Shifted operand = 5A4C719F? This is the original operand stack four bits logically, the four significant bits are all cleared.	Cary = 0, since the last bit state leternost bit position was 0.	Title Name:	Purpose:	Entry:		Exit:	Registers	Time:	Size:
Data:	Resuft:									

PAGE ZERO FOR POINTER TO OPERAND GET NEXT BYTE
;ROTATE BIT 0 := CARRY, CARRY := BIT 7
;STORE NEW VALUE
;INCREMENT TO NEXT BYTE
;CONTINUE THROUGH ALL THE BYTES ; WITH CARRY CLEAR ;Y = INDEX TO LOW BYTE OF THE OPERAND ;X = NUMBER OF BYTES ;CLEAR CARRY TO FILL WITH ZEROS EXIT IF LENGTH OF THE OPERAND IS DECREMENT NUMBER OF SHIFTS
DEC NBITS ,DECREMENT SHIFT COUNTER
BNE LSLLP ,CONTINUE UNTIL DONE RESTORE RETURN ADDRESS LOOP ON THE NUMBER OF SHIFTS TO PERFORM GET STARTING ADDRESS OF THE OPERAND CLEAR CARRY RESTORE THE RETURN ADDRESS GET LENGTH OF OPERAND HOQ0 SAVE RETURN ADDRESS GET NUMBER OF BITS
PLA
STA NBITS SHIFT LEFT ONE BIT (PTR), Y (PTR),Y LENGTH EXIT NBITS EXIT #0 Length LENGTH LOOP PTR+1 INITIALIZE
CLC
LDA LENG'
BEQ EXIT
LDA NBITS PTR ;EQUATES PTR: .EQU rox rox crc LDA ROL STA INY DEX BNE PLA STA PLA STA LSLLP: LOOP: MPLSL:

BIT MANIPULATIONS AND SHIFTS 332

```
RESULT OF SHIFTING AY = EDCBA987654321H, 4 BITS IS
AY = DCBA9876543210H, C=0
                                                                                                                                                                                       AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND
                                            BITS TO SHIFT OPERAND
                                                                                                                                                                                                                                                                                                                                               AY+1 = 032H

AX+2 = 054H

AX+3 = 076H

AX+4 = 098H

AX+5 = 08AH

AX+6 = 0DCH
                                                                                                                                                                                                                                                                                                                                      = 0109
                                                                                                                                                                                                                                               PUSH LENGTH OF OPERAND
                                                                                                                                                                                                                                                                              PUSH NUMBER OF SHIFTS
                                            NUMBER OF
                                                                                                                                                                                                                                                                                                                                     IN MEMORY AY
                                                                                                                                                                                                                                                                                                     SHIFT
                                                                                                            SAMPLE EXECUTION:
                                                                                                                                                                                                                                                                                SHIFTS
                                                                                                                                                                                                                                                                                                                                                                                                                 SC0707
                                                                                                                                                                                                                                               S2AY
                                                                                                                                                                                                                                                                                                    MPLSL
                                                                                                                                                                                                             AYADR
                                           NBITS: .BLOCK
LENGTH: .BLOCK
                                DATA SECTION
                                                                                                                                                                                      CDA
PHA
LUA
PHA
           K13
                                                                                                                                                                                                                                             LDA
PHA
                                                                                                                                                                                                                                                                             LDA
PHA
JSR
BRK
                                                                                                                                                                                                                                                                                                                                                                                                                 CMC
                                                                                                                                                                          SC0707:
EXIT:
```

Multiple-Precision Logical Shift Right (MPLSR)

shifted out of the rightmost bit position. The Shifts a multi-byte number right logically by a specified number of bit positions. The The Carry flag is set to the value of the last bit operand is stored with its least significant length of the operand (in bytes) is 255 or less.

byte at the lowest address.

Procedure: The program clears the Ca initially (to fill with a 0 bit) and then rota the entire operand right one bit, starting w operation for the specified number of shi the most significant byte. It repeats

Execution Time: NUMBER OF SHIFTS • (14 + 18 • LENGTII OF OPERAND IN BYTES) + 80 Registers Used: All

If, for example, NUMBER OF SHIFTS = 4 and LENGTH OF OPERAND IN BYTES = 8 (i.e., a 4-bit shift of an 8-byte operand), the execution time is cycles.

 $4 \cdot (14 + 18 \cdot 8) + 80 = 4 \cdot (158) + 80$ 712 cycles.

Program Size: 59 bytes

Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0. The two bytes

at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, 00D0₁₀ in the listing). number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte anywhere in RAM are temporary storage for the

Special Cases:

- 1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
- 2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

Entry Conditions
Order in stack (starting from the top)

Less significant byte of return address

More significant byte of return address Number of shifts (bit positions)

); LENGTH OF OPERAND
4; NUMBER OF SHIFTS
AY; STARTING ADDRESS OF OPERAND
21H, 43H, 65H, 87H, 0A9H, 0CDH, 0EDH

.BYTE .WORD .BYTE

SZAY: SHIFTS: . AYADR: .

DATA SECTION

Eou

1 PROGRAM

END.

Length of the operand in bytes

Less significant byte of starting address of operand (address of its least significant byte)

More significant byte of starting address of operand (address of its least significant

Exit Conditions

shifted from the rightmost bit position. (o specified number of bit positions (the most significant bit positions are filled with zero: The Carry flag is set according to the last bi cleared if either the number of shifts or Operand shifted right logically, by the the length of the operand is zero).

Examples

	asi 0.	****	14	ing day tay tay day day day day	ina dina ana ana d		·- ·- ·		
Length of operand (in bytes) = 04 Operand = 3156A42D3 ₁₆ Number of shifts = 03	Shifted operand = 07ED485A ₁₆ . This is the original operand shifted right three bits logically; the three least significant bits are all cleared. Carry = 0, since the last bit shifted from the rightmost bit position was 0.	gical shift right	Logical shift right a multi-byte operand N bits	P OF STACK Low byte of return address, High byte of return address, Number of bits to shift, Length of the operand in bytes, Low byte of address of the operand,	The operand is stored with ARRAY[0] as its least significant byte and ARRAY[LENGTH-1] its most significant byte.	Operand shifted right filling the most significant bits with zeros CARRY := Last bit shifted from the least significant position		us cycles per shift	age zero
2. Data:	Resulti	sion log	right a	if return address, of return address bits to shift, the operand in by address of the of address of the	is store icant by nificant	d right ts with bit shif ficant p		head plu () + 14)	es es plus es in page
·1¢s) = 08 E06741E ₁₆	4C719FE06741 ₁₆ . nd shifted right ur most ared. bit shifted from as I.	Multiple-Precision logical MPLSR	Logical shift	TOP OF STACK Low byte of return a High byte of return Number of bits to sh Length of the operar Low byte of address High byte of address	The operand is stored with least significant byte and its most significant byte.	Operand shifted right fillin significant bits with zeros CARRY := Last bit shifted fi significant positio	A11	<pre>65 cycles overhead plus ((18 * length) + 14) cycles</pre>	Program 59 bytes Data 2 bytes 2 bytes
Length of operand (in bytes) = 08 Operand = 85A4C719FE06741E ₁₆ Number of shifts = 04	Shifted operand = 085A4C719FE06741 ₁₆ . This is the original operand shifted right four bits logically, the four most significant bits are all cleared. Carry = 1, since the last bit shifted from the rightmost position was 1.	Title Name:	Purpose:	Entry:		Bxit:	Registers used:	Time:	Size:
I. Data:	Result:	15 15 16 16				614. 614. 614. 614.	•••	·· ·· ··	PA

	;EQUATES PTR: .EQ	тея . Еди орон	; PAGE ZERG FOR POINTER TO OPERANL
MPLSR:	;SAVE PLA TAY PLA TAX	RETURN ADDRESS	
	GET NI PLA STA	NUMBER OF BITS NBITS	
	GET LI PLA STA	LENGTH OF OPERAND LENGTH	
	GET S'PLA FLA STA PLA STA	STARTING ADDRESS PTR PTR	OF THE OPERAND
	RESTO TXA PHA	RESTORE THE RETURN ADDRESS TYA PHA	ODRESS
	PHA		RESTORE RETURN ADDRESS
	INITIALIZE CLC	ALIZE Tengma	;CLEAR CARRY
	038	EXIT	EXIT IF LENGTH OF OPERAND IS 0
	PEQ BEQ	EXIT	;EXIT IF NUMBER OF BITS TO SHIFT IS 0; WITH CARRY CLEAR
	DECRE	NTER	SO THAT THE LENGTH BYTE MAY BE USED BOTH THE INDEX
MPLSR1;	BNE DEC DEC	MPLSKI PTR+1 PTR	; DECREMENT HIGH BYTE IF A BORROW IS NEEDE! ; ALWAY DECREMENT HIGH BYTE
	1 LOOP	LOOP ON THE NUMBER OF	' SHIFTS TO PERFORM
LSKLP:	CEC	LENGTH	;Y = INDEX TO MSB AND COUNTER ;CLEAR CARRY TO FILL WITH 2EROS
.000	SHIFT	RIGHT ONE BIT	
	LDA ROR STA	(PTR),Y A (PTR),Y	;GET NEXT BYTE ;ROTATE BIT 7 := CARRY, CARRY := BIT 0 ;STORE NEW VALUE

338

11 MANIPULATIONS AND SHIFTS

```
RESOLT OF SHIFTING AY = EDCBA9876543214, 4 BITS IS
AY = 0EDCBA987654324, C=0
DECREMENT COUNTER CONTINUE THROUGH ALL THE BYTES
                                                                                                                                                                                                                                                                                                             AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND
                                                                                                                                                       NUMBER OF BITS TO SHIFT, LENGTH OF OPERAND
                                                   ; DECREMENT SHIFT COUNTER; CONTINUE UNTIL DONE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ) ; LENGTH OF OPERAND
4 ; NUNBER OF SHIFTS
AY ;STARTING ADDRESS OF OPERAND
21H,43H,65H,87H,0A9H,0CBH,0EDH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    AY+2 = 076H
AY+3 = 096H
AY+4 = 0BAH
AY+5 = 0DCH
AY+6 = 00EH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           = 032H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          AY+1 = 054H
                                                                                                                                                                                                                                                                                                                                                                                  ; PUSH LENGTH OF OPERAND
                                                                                                                                                                                                                                                                                                                                                                                                                          PUSH NUMBER OF SHIFTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             IN MEMORY AY
                                     DECREMENT NUMBER OF SHIFTS
DEC NBITS
FOR
                                                                                                                                                                                                                                                                                                                                                                                                                                                      SHIFT
                                                                                                                                                                                                                             SAMPLE EXECUTION:
                                                                                                                                                                                                                                                                                                                                                                                                                            SHIFTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       SC0708
                                                                                                                                                                                                                                                                                                                                         AYADR
                                                                                                                                                                                                                                                                                                                                                                                   #SZAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                     MPLSR
            LOOP
                                                                                                                                                       NBITS: BLOCK
LENGTH: BLOCK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          SZAY: .EQU
SHIFTS: .BYTE
AYADK: .WORD
AY: .BYTE
                                                                                                                                        DATA SECTION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              DATA SECTION
                                                                                                               RTS
                                                                                                                                                                                                                                                                                                             CDA
PHA
CDA
PRA
                                                                                                                                                                                                                                                                                                                                                                                 LDA
PHA
                                                                                                                                                                                                                                                                                                                                                                                                                         LDA
PHA
JSR
BRK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       JMP
                                                                                                                                                                                                                                                                                              SC0708;
                                                                                                  EXIT:
```

Multiple-Precision Rotate Right (MPRR)

the rightmost bit position. The operand is Rotates a multi-byte operand right by a most significant bit and least significant bit were connected directly). The length of the is set to the value of the last bit shifted out of specified number of bit positions (as if the operand in bytes is 255 or less. The Carry flag stored with its least significant byte at the

Procedure: The program shifts bit 0 of ti least significant byte of the operand to the Carry flag and then rotates the entire operar cant byte. It repeats the operation for the right one bit, starting with the most signi specified number of shifts. lowest address.

	2 4 4 G C C C C C C C C C C C C C C C C C
Registers used: All	anywhere in RAIN ale to
Execution Time: NUMBER OF SHIFTS • (21	number of shifts tone
+ 18 • LENGTH OF OPERAND IN BYTES)	and the length of the cy
+ 85 cycles.	hold a pointer to the ope
If for example, NUMBER OF SHIFTS - 6 and	PTR OODO, in the listin
LENGTH OF OPERAND IN BYTES = 4 (i.e. a	11000000
6-bit shift of a 4-byte operand), the execution	Special Cases:
time is	 If the length of
50 1 (40) 1 50 1 17 10 1 10 1	prouram exits immedi

$6 \cdot (21 + 18 \cdot 4) + 85 = 6 \cdot (93) + 85$ + 643 cycles. inne is

Program Size: 63 bytes

Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0. The two bytes

The two bytes on page 0 emporary storage for the byte at address NBITS) crand in bytes tone byte erand (starting at address

program exits immediately with the operand unchanged and the Carry flag cleared. the operand is zero, the

2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

Entry Conditions Order in stack (starting from the top)

Less significant byte of starting address of operand (address of its least significant More significant byte of return address Less significant byte of return address Number of shifts (bit positions) Length of the operand in bytes

More significant byte of starting address of operand (address of its least significant

PROGRAM

END

Exit Conditions

positions are filled from the least signific: bit positions). The Carry flag is set accordshifts or the length of the operand is zero Operand rotated right by the specified nu position (or cleared if either the number ber of bit positions (the most significant to the last bit shifted from the rightmost

Орон

fequates Ptr: .equ

338 FT MANIPULATIONS AND SHIFTS

Examples	oles		
1 Data:	Length of operand (in bytes) = 08 Operand = 85A4C719FE06741E ₁₆ Number of shifts = 04	2. Data:	Length of operand (in bytes) = 04 Operand = 3F6A42D3 ₁₆ Number of shifts = 03
Result	Shifted operand = E85A4C719F306741 _{th} . This is the original operand rotated right four bits: the four most significant bits are equivalent to the original four least significant bits.	Result:	Shifted operand = 67ED485A ₁₆ . This the original operand rotated right 3 b the three most significant bits (011) a equivalent to the original three least significant bits.
	Carry = 1, since the last bit shifted from the rightmost bit position was 1.		Carry ~ 0, since the last bit shifted from the rightmost bit position was 0

7 4 4 4	Operand = 85.44C719FE06741E ₁₆ Number of shifts = 04	FE06741E ₁₆		Operand = 3F6A42D3 ₁₆ Number of shifts = 03
Result	= = .	SA4C719F306741 ₁₄ , erand rotated right as significant bits original four last bit shifted from tion was 1.	Result:	Shifted operand = 67ED485A ₁₆ . This is the original operand rotated right 3 bits, the three most significant bits (011) are equivalent to the original three least significant bits. Carry = 0, since the last bit shifted from the rightmost bit position was 0.
	Title Name:	Multiple-precision rotate MPRR	ision rot	ate right
	Purpose:	Rotate right	a multi-byte	yte operand N bits
	Entry:	TOP OF STACK Low byte of return High byte of return Number of bits to sh Length of the operan Low byte of address	of return address, of return address, of return address; bits to shift, the operand in by of address of the of address of the	P OF STACK Low byte of return address, High byte of return address, Number of bits to shift, Length of the operand in bytes, Low byte of address of the operand,
		The operand is stored with least significant byte and its most significant byte.	is store ficant by gnificant	The operand is stored with ARRAY[0] as its ; least significant byte and ARRAY[LENGTH-1] ; its most significant byte.
	Exit:	Operand rotated right CARRY :* Last bit shi significant	otated right Last bit shifted from significant position	otated right Last bit shifted from the least
	Registers used:	All		•••
	Time:	85 cycles overhead plus ((18 * length) + 21) cycles per	rhead plu h) + 21)	s cycles per shift
	Size:	Program 63 by Data 2 by 2 by	bytes bytes plus bytes in page	de zero

PRR: JSAVE RETURN ADDRESS PLA TAY PLA TAX TAX	JGET NUMBER OF BITS PLA STA NBITS	JGE'T LENGTH OF OPERAND	PLA STA LENGTH	JGET STARTING ADDRESS OF THE OPERAND PLA	STA PTR PLA STA PTR+1	; RESTORE THE RETURN ADDRESS TXA PHA	TYA PHA ;RESTORE RETURN ADDRESS	ITIAL	LUA NELLS JEXIT IF NUMBER OF BITS TO SHIFT IS 0 ; WITH CARRY CLEAR	CREME S A C	BNE MPRRI ; DECREMENT HIGH BYTE IF A BORROW IS NEEDE! MPRRI; DEC PTR ; ALWAYS DECREMENT LOW BYTE	, LOOP ON THE NUMBER OF SHIFTS TO PERFORM	KRLF: LDY #1 LDA (PTR),Y ;GET LOW BYTE OF THE OPERAND LSR A ;CARRY; = BIT 0 OF LOW BYTE LDY LENGTH ;Y = INDEX TO HIGH BYTE AND COUNTER	ROTATE	LOOP: LDA (PTR), Y ;GET NEXT BYTE ROR A ; HOTATE BIT 7 :* CARRY := BIT U
MPRR:											MPRR1	6	X X X Y	6	14007

340 SIT MANIPULATIONS AND SHIFTS

				an en en en en					15							
									4 BITS	, ,						
BYTES							-		D54321H							
R ALL THE	. COUNTER DONE		SHIFT		OPERAND				EDCBA987654321H							SS NND
VALUE COUNTES THROUGH	r SHIFT (UNTIL DO		BITS TO OPERAND		RESS OF		OPERAND	SHIFTS	AY ==	= =		±860 ≈	- UDAH = UDCH	= 01CH		IN BYTES OF OPERAND OEDH
STORE NEW VALUE DECREMENT COUNTER; CONTINUE THROUGH	CREMENT NTINUE		JNUMBER OF JLENGTH OF		STARTING ADDRESS		90	OF	ROTATING	RY AY AY+1	AY+2	AY+3	AY+5	AY +6		OPERAND SHIFTS ADDRESS JH, OCBR,
w a c	SHI		ZJ				H LENGIR	PUSH NUMBER	ROTATE RESULT OF	IN MEMORY						LENGTH OF NUMBER OF STARTING
> -	BER OF			 Z) : PUSH		; PUSH	; PUS	; ROTATE ; RESULT	-	٠.,					, LEN , NUM , STA H, 65H,
(PTR),	IENT NUMBER NBITS RRLP		7 7	EXECUTION:	AYADR+1	AYADR	1S2AY	SHIFTS	MPRR						SC0709	7 4 AY 218,43H,
STA DEY BNE	; DECREMENT DEC NBI BNE RRL	RTS	SECTION BLOCK BLOCK	SAMPLE	LDA	PHA LDA PHA	LDA PHA	LDA	JSR BRK						JWD	SECTION . EQU . BYTE . WORD
		EXIT:	;DATA SI NBITS: LENGTH:	vn 14 th 14 Th	SC0709:											JDATA S SZAY: SHIFTS: AYADR: AY:

Multiple-Precision Rotate Left (MPRL)

Rotates a multi-byte operand left by a specified number of bit positions (i.e., as if the most significant bit and least significant bit were connected directly). The length of the operand in bytes is 255 or less. The Carry flag is set to the value of the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the

lowest address.

Procedure: The program shifts bit 7 of most significant byte of the operand to Carry flag. It then rotates the entire oper left one bit, starting with the least significable. It repeats the operation for the specinumber of shifts.

Registers Used: All
Execution Time: NUMBER OF SHIFTS • (27 +
20 • LENGTH OF OPERAND IN BYTES) + 73
cycles.

If, for example, NUMBER OF SHIFTS = 4 and LENGTH OF OPERAND IN BYTES = 8 (i.e., a 4-bit shift of an 8-byte operand), the execution time is 4 * (137 + 20 * 8) + 73 = 4 * (187) + 73 =

Program Size: 60 bytes

Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0. The two bytes

anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, 00DO₁₆ in the listing).

Special Cases:

1. If the length of the operand is zero, the program exits intracdiately with the operand unchanged and the Carry flag cleared.

2. If the number of shifts is zero, the program exits intmediately with the operand unchanged and the Carry flag cleared.

Entry Conditions Order in stack Istarting from the topl

Less significant byte of return address
More significant byte of return address
Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)

Exit Conditions

Operand rotated left by the specified num of bit positions (the least significant bit p tions are filled from the most significant positions). The Carry flag is set according the last bit shifted from the leftmost bit ption (or cleared if either the number of slor the length of the operand is zero).

More significant byte of starting address of operand (address of its least significant byte)

, PROGRAM

MAINIPULATIONS	
Ξ	
42	
n	

Examples

Shifted operand = FB521699₁₆. This is the original operand rotated left three bits; the three least significant bits (001) are equivalent to the original three most significant bits. from the leftmost bit position was 1. Carry = 1, since the last bit shifted Length of operand (in bytes) = 04 The operand is stored with ARRAY[0] as its least significant byte and ARRAY[LENGTH-1] its most significant byte. Operand = 3F6A42D316 Number of shifts = 03 Number rotated left CARRY := Last bit shifted from the most significant position Rotate left a multi-byte operand N bits High byte of address of the operand Low byte of address of the operand, Length of the operand in bytes, Multiple-precision rotate left MPRL Low byte of return address, High byte of return address, Number of bits to shift, Data: Resufic Shifted operand $= 5A4C719FE06741E8_{10}$ TOP OF STACK This is the original operand rotated left are equivalent to the original four most four bits; the four least significant bits Carry = 0, since the last bit shifted from the leftmost bit position was 0. Length of operand (in bytes) = 08 Operand = $85A4C719FE06741E_{16}$ Registers used: All Number of shifts = 04 significant bits. Purpose: Entry: Exit: Title Name: l. Data: Result.

EXIT IF THE LENGTH OF THE OPERAND IS ;GET NEXT BYTE
;ROTATE BIT 7 :* CARRY, CARRY := BIT
}STORE NEW VALUE
jINCREMENT TO NEXT BYTE
;CONTINUE THROUGH ALL THE BYTES GET HIGH BYTE OF THE OPERAND
CARRY := BIT 7 OF HIGH BYTE
;Y = INDEX TO LEAST SIGNIFICANT BYTE
;X = NUMBER OF BYTES EXIT IF NUMBER OF BITS TO SHIFT IS RESTORE RETURN ADDRESS ; WITH CARRY CLEAR SHIFTS TO PERFORM CLEAR CARRY STARTING ADDRESS OF THE OPERAND RESTORE THE RETURN ADDRESS LENGTH OF OPERAND ON THE NUMBER OF LEFT ONE BIT SAVE RETURN ADDRESS BITS PTR), Y PTR), Y PTR), Y GET NUMBER OF LENGTH LENGTH LENGTH LENGTH NBITS EXIT NBITS PTR+1 ; INITIALIZE CLC LDA LENG' BEQ EXIT LDA NBITS BEQ EXIT PTR ROTATE 100D GET ; GET STA PLA PLA STA PLASTA LDA ASL KOY CDY KOZ ZOL DEX ZQD)EY PLA PLA FAX RLLP: LOOP: MPRL:

9

O

PAGE ZERO FOR POINTER TO OPERAND

{(20 * length) + 27) cycles per shift

73 cycles overhead plus

in page zero

60 bytes 2 bytes plus 2 bytes in pag

Program | Data

Size:

Time:

H000

PTR: . EQU EQUATES.

DECREMENT SHIFT COUNTER CONTINUE UNTIL DONE DECREMENT NUMBER OF SHIFTS
DEC NBITS
1 DEC

LOOP

0

 ∞

EXIT:

ROTATING AY = EDCBA987654321H, 4 BITS 1S AY = DCBA987654321EH, C=0 AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND ; NUMBER OF BITS TO SHIFT ; LENGTH OF OPERAND LENGTH OF OPERAND IN BYTES AX+2 = 054H AY+3 = 076H AX+4 = 098H AY+5 = 0BAH AY+6 = 0DCH= 01EH AY+1 = 032H; PUSH LENGTH OF OPERAND 21H, 43H, 65H, 87H, 0A9H, UCDH, UEDH PUSH NUMBER OF SHIPTS ADDRESS OF OPERAND NUMBER OF SHIFTS IN MEMORY AY RESULT OF SAMPLE EXECUTION: SC0710 SHIFTS #SZAY AYADR MPRL NBITS: BLOCK LENGTH: BLOCK DATA SECTION NBITS: .BLOC! DATA SECTION . EQ LDA PHA LDA PHA JMP RTS LDA PHA CDA PHA JSR BRK SHIFTS: SC0710: AYADR: SZAY:

BYTE . BYTE

: PROGRAM END.

String Compare (STRCMP)

and the actual characters are preceded by a byte containing the length. If the two strings and Zero flags appropriately. The Zero flag is string with the address higher in the stack (string 2) is larger than the other string The strings are a maximum of 255 bytes long are identical through the length of the otherwise. The Carry flag is set to 0 if the shorter, then the longer string is considered Compares two strings and sets the Carry (string 1); the Carry flag is set to 1 otherwise. set to 1 if the strings are identical and to to be larger.

Procedure: The program first determines which string is shorter from the lengths which precede the actual characters. It then compares the strings one byte at a time through the length of the shorter. If the program finds corresponding bytes that are not the program sets the flags by comparing the the same through the length of the shorter,

Registers Used: All

Execution Time:

1. If the strings are not identical through the length of the shorter, the approximate execution ime is

81 + 19 · NUMBER OF CHARACTERS COMPARED. If, for example, the routine compares five characters before finding a difference, the execution

 $81 + 19 \cdot 5 = 81 + 95 = 176$ cycles.

2. If the strings are identical through the length of the shorter, the approximate execution time is

93 + 19 · LENGTH OF SHORTER STRING. If, for example, the shorter string is eight bytes long, the execution time is

 $93 + 19 \cdot 8 = 93 + 152 = 245$ cycles.

Program Size: 52 bytes

Data Memory Required: Four bytes on page 0, two bytes starting at address SIADR (00D0₁₆ in the listing) for a pointer to string 1 and two bytes starting at address S2ADR (00D2₁₆ in the listing) for a pointer to string 2.

Entry Conditions

Order in stack (starting from the top)

Less significant byte of starting address of More significant byte of return address Less significant byte of return address string 2

More significant byte of starting address of string 2

Less significant byte of starting address of string 1

More significant byte of starting address of String 1

Exit Conditions

through the length of the shorter, as if from string 1 or, if the strings are eq length of string 2 had been subtracted fra Flags set as if string 2 had been subtrac the length of string 1.

Zero flag = 1 if the strings are identical, if they are not identical.

If the strings are the same through 1, 1 if they are identical or string 1 is larg length of the shorter, the longer one is ca Carry flag = 0 if string 2 is larger than str sidered to be larger.

346 STRING MANIPULATIONS

Examples

String I = 05.PRINT' (05 is the length of Zero flag = 0 (strings are not identical) Curry flag = 1 (string 2 is not larger than the string) String $2 = 03^{\circ}$ END? (03 is the length of the string) string 1) l. Data: Result

String 1 = 05.PRINT' (05 is the length of String 2 - 02.PR' (02 is the length of the Zero flag = 0 (strings are not identical) Carry flag = 1 (string 2 is not larger than string 1) the string) Data Result ~

The longer string (string 1) is considered whether string 2 is an abbreviation of string POSITION OF A SUBSTRING) and deterto be larger. If you want to determine 1, you could use Subroutine 8C (FIND THE mine whether string 2 was part of string 1 and started at the first character.

String 1 = 05'PRINT' (05 is the length of 3. Data:

String 2 = 06'SYSTEM' (06 is the length of the string) Zero flag = 0 (strings are not identical) Carry flag = 0 (string 2 is larger than string 1) Result:

sist of ASCII characters. Note that the byte preceding the actual characters contains a hexadecimal number (the length of the We are assuming here that the strings constring), not a character. We have represented this byte as two hexadecimal digits in front of the string; the string itself is surrounded by single quotation marks.

Note also that this particular routine treats find that SPRINGMAID is larger than spaces like any other characters. If for example, the strings are ASCII, the routine will SPRING MAID, since an ASCII M (4D₁₆) is larger than an ASCII space (2016)

Compare 2 strings and return C and Z flags set

String compare STRCMP

Title Name:

A string is a maximum of 255 bytes long plus a length byte which precedes it.

IF string 1 = string 2 THEN Z=1,C=1

Exit:

Low byte of return address, High byte of return address, Low byte of string 2 address, High byte of string 1 address, Low byte of string 1 address, High byte of string 1 address,

TOP OF STACK

Entry:

or cleared.

Purpose:

IF strin 2=0,C= IF strin 2=0,C= worst ca 93 cyc Program Data	E ZERO POINTER	STRING 2	s STRING 1		IS SHORTER ;GET LENGTH OF STRING #1 ;IF STRING #2 IS SHORTER ; USE ITS LENGTH INSTEAD
used:		STARTING ADDRESS OF (2ADR (2ADR+1)	IG ADDRESS OF	Address	STRING
ብ ብ· ፫	002H RETURN ADDRESS	THE STARTIN S2ADR S2ADR+1	THE STARTING SIADR SIADR+1	restore return Txa Pha Txa Pha) LDY #0 LDY (Sladk), Y CMP (Sladk), Y CMP (Sladk), Y CMP (Sladk), Y BCC (Sladk), Y LDA (Sladk), Y
Registers Time: Size:	EQU. FET 16ET TAY	TAA ; GET PLA STA PLA STA	JGET PLA STA PLA STA	TRES' TXA PHA TYA PHA	J DETI LDY LDA CMP BCC LDA
EQUATES	SZADR SZRCMP:				

COMPARE THE STRINGS THROUGH THE LENGTH OF THE SHORTER STRING

348 STRING MANIPULATIONS

вкесми	TAX BEQ	TSTLEN	;X IS THE LENGTH OF THE SHORTER STRING;BRANCH IF LENGTH IS 2ERO
\$ \$ \$	TDX	#]	POINT AT FIRST CHARACTER OF STRINGS
: d i d i d i d i d i d i d i d i d i d	LDA CMP BNE	(SlADR),Y (S2ADR),Y EXIT	BRANCH IF CHARACTERS ARE NOT EQUAL
	INY DEX BNE	CMPLP	;ELSE ; NEXT CHARACTER ; DECREMENT COUNTER ; CONTINUE UNTIL ALL BYTES ARE COMPARED
	; ;THE 2 S ;SO USE	STRINGS ARE EQUAI THE LENGTHS AS 1	TTRINGS ARE EQUAL TO THE LENGTH OF THE SHORTER THE LENGTHS AS THE BASIS FOR SETTING THE FLAGS
TSTLEN:	LOY LDA CMP	#0 (SlADR),Y (S2ADR),Y	COMPARE LENGTHS SET OR CLEAR THE FLAGS
\$ 2 3	; EXIT	FROM STRING COMPARE	38
EXIT:	RTS		
14 th 84 th 64	Sample	EXECUTION:	
SC0801:		SADR1+1	PUSH STARTING ADDRESS OF STRING 1
	LDA	SADR1	
	LDA	SADR2+1	PUSH STARTING ADDRESS OF STRING 2
	LDA	SADR2	
	JSR BRK	STRCMP	COMPARING "STRING 1"
	JMP	SC0801	THAN STAING TEST
••	,		

String Concatenation (CONCAT)

Combines (concatenates) two strings, placing the second immediately after the first in memory. If the concatenation would produce a string longer than a specified maximum, the program concatenates only enough of string 2 to give the combined string its maximum length. The Carry flag is cleared if all of string 2 can be concatenated and set to 1 if part of string 2 must be dropped. Both strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length.

Procedure: The program uses the length of

characters and the length of string 2 to de mine how many characters to add. If the sof the lengths exceeds the maximum, program indicates an overflow and redt the number of characters it must add thumber is the maximum length minus length of string 1). It then moves appropriate number of characters from state the end of string 1, updates the length string 1, and sets the Carry flag to indicable the tary characters had to be discard

Registers Used: All

Exacution Time: Approximately 40 • NUMBER OF CHARACTERS CONCATENATED plus 164 cycles overhead. The NUMBER OF CHARACTERS CONCATENATED is normally the length of string 2, but will be the maximum length of string 1 minus its current length if the combined string would be longer than the maximum immum. If, for example, NUMBER OF CHARACTERS CONCATENATED is 14₁₆ (20₁₀), the execution time is

40 • 20 + 161 - 800 + 164 - 964 cycles. Program Size: 141 bytes

Data Memory Required: Seven bytes anywhere in RAM plus four bytes on page 0. The seven bytes anywhere in RAM are temporary storage for the maximum length of string 1 (1 byte at address S1LEN), the length of string 1 (1 byte at address S1LEN), the length of string 2 (1 byte at address S1LEN), a running index for string 1 (1 byte at address S1IDX), a running index for for

TEST DATA, CHANGE TO TEST OTHER VALUES

20H, "STRING 1 20H, "STRING 2

.WORD .WORD

SADR1 SADR2 BYTE.

PROGRAM

string 2 (1 byte at address S2IDX), a concatenation counter (1 byte at address COUNT), and a flag that indicates whether the combined strings overflowed (1 byte at address STRGOV). The four bytes on page 0 hold pointers to string 1 (two bytes starting at address SIADR, address 00D0₁₆ in the listing) and to string 2 (two bytes starting at address 00D0₁₆ in the listing and to string 2 (two bytes starting at address 0DD0₁₆ in the listing at

Special Cases:

1. If the concatenation would result in a string longer than the specified maximum length, the program concatenates only enough of string 2 to reach the maximum. If any of string 2 must be transcated, the Carry flag is set to 1.

If string 2 has a length of zero, the program
exits with the Carry flag cleared (no errors) and
string 1 unchanged. That is, a length of zero for
either string is interpreted as zero, not 256.

3. If the original length of string I exceeds the specified maximum length, the program exits with the Carry flag set to 1 (indicating an error) and string I unchanged.

350 S RING MANIPULATIONS

Order in stack (starting from the top) Entry Conditions

More significant byte of return address Less significant byte of return address

and the length of string 1 increased appropriately. If the resulting string would exceed the maximum length, only the part of string 2 that would give string 1 its maximum length is concatenated. If any part of string 2 must be dropped, the Carry flag is set to 1.

String 2 concatenated at the end of string 1

Exit Conditions

Maximum length of string 1

Less significant byte of starting address of string 2

More significant byte of starting address of string 2

Otherwise, the Carry flag is cleared.

Less significant byte of starting address of string 1

More significant byte of starting address of string 1

Examples

Maximum length of string I - 0Et6 - 1410 (0E₁₆ = 14₁₀ is the maximum length of the string) String 2 = 09°, RICHARD' (09 is the String 1 - 07'JOHNSON' (07 is the String 1 - 0E'JOHNSON, RICHA' length of the string) 2. Data: Resuft: 1. Data: Maximum length of string $1 = 0E_{16} = 14_{10}$ $(0C_{16} = 12_{10})$ is the length of the length of the string)
String 2 = 05', DON' (05 is the length of String 1 = 07'JOHNSON' (07 is the String I = 0C'JOHNSON, DON' the string) Result

characters of string 2 have been Carry = 0, since the concatenation did not produce a string exceeding the placed after string 1). maximum length.

combined string with string 2

produced a string longer than the Carry - 1, since the concatenation maximum length. dropped.)

Note that we are representing the initial byte (containing the length of the string) as two

rexadecimal digits in both examples.

length allowed, so the last two

Name:	CONCAT
Purpose:	Concatenate 2 strings into one string.
Entry:	TOP OF STACK Low byte of return address, High byte of return address, Maximum length of string 1, Low byte of string 2 address, High byte of string 1 address, Low byte of string 1 address, High byte of string 1 address,
	A string is a maximum of 255 bytes long plus a length byte which precedes it,
Exit:	string 1 :* string 1 concatenated with string If no errors then CARRY := 0 else begin CARRY := 1 if the concatenation makes string 1 too long concatenate only the part of string which will result in string 1 having its maximum length in string 1 having its maximum length if length(string1) > maximum length then no concatenation is done
Registers used:	A1
Time:	Approximately 40 * (length of string 2) cycles plus 161 cycles overhead
Size:	Program 141 bytes Data 7 bytes plus 4 bytes in page zero

PAGE ZERO POINTER TO STRING 1 PAGE ZERO POINTER TO STRING 2 SAVE LOW BYTE GET RETURN ADDRESS 000H 002H . EQU PLA TAY PLA TAX FEQUATES SIADR SZADR CONCAT

SAVE HIGH BYTE

	C-4	MAXIMUM LENGTH OF	OF STRING 1	É	FREE	; (THE ORIGINAL STRING WAS TOO LONG !!)
	FLA ATA	NA TX AX		LDA	MAXLEN	
		Name		STA	SILEN	SET LENGTH OF STRING 1 TO MAXIMUM
	GET T	THE STARTING ADDRESS	RESS OF STRING 2	JMD	DOCAT	; PERFORM CONCATENATION
	STA	S2ADR		6	Saca aware a curminos	William Today of mon
	PLA STA	S2ADR+1		LEN	LENGIH OF STRING 1 =	SILEN + SILEN
	£	Sociative Current and State	0111000	IND	INDICATE NO OVERFLOW, STRGOV SET NUMBER OF CHARACTERS TO C	INDICATE NO OVERFLOW, STRGOV :* U
		HE STANTING AUL	OF STRING 1	LENOK	MODELN OF CHANGE	
	STA	Sladr			SILEN	SAVE THE SUM OF THE 2 LENGTHS
	PLA STA	SlADR+1		LDA STA	#U STRGOV	; INDICATE NO OVERFLOW
	6	000000000000000000000000000000000000000		LDA	SZLEN	C SNIGHTS BO HESNEY * BUILDS
	TXA	KESTOKE KETUKN ADDKESS EXA	25.2	c n	COOK	200
	РНА		RESTORE HIGH BYTE		SOMETHER SHE SHEAR SHOWS	
	PHA		RESTORE LOW BYTE DC	DOCAT:	NATE AND ALCOHOLD	
	900			LDA	COUNT	STANSTACO OF SETVE ON GI TIXE.
	LOY	DETERMINE WHERE TO STORY	START CONCATENATING	Çi n	TTVT	
	LDA	(SIADR),Y SILEN	GET CURRENT LENGTH OF STRING 1	CATLP: LDY	SZIDK	כ לוגוסקט שרטם מחטם מיטור מיטור
	STA	SIIDX		LDA.	(SZADR), Y	JOET NEAT BITE FROM SINING A
	LDA	SIIDX (S2ADR).Y	START CONCATENATING AT THE END OF STRING 1	STA	SILUX (SIADR),Y	, MOVE IT TO END OF STRING 1
	STA	SZLEN		INC		JINCREMENT STRING 1 INDEX
	LDA	石		INC	SZIDX	JINCREMENT STRING 2 INDEA
	STA	S21DX	START CONCATENATION AT BEGINNING OF STRING 2	BNE	CATLP	
	•-					
	DETER	ω.	NUMBER OF CHARACTERS TO CONCATENATE B	EXIT:	20.10	. DEPART TENCH OF STRING 1
	LDA CLC	SZLEN	GET LENGTH OF STRING 2	LDY	TIPEN = 0	
	ADC	SILEN	ADD TO CURRENT LENGTH OF STRING 1	STA	(SIADR), Y	
	BCS	TOOLNG		LDA	STRGOV	F.LOW
	CMP	MAXEEN		ROR	¥	OVERLOW, U IF
	038	LENOK	BRANCH IF LENGTH DOES NOT EXCEED MAXIMUM	K.I.S		
	, ;					
	; resulting	TING STRING WIL	TONG SO			JMAXIMUM LENGTH OF S1
	J INDIC	A STR R OF B OF	: * OFFH NATE * MAXLEN - SILEN SNCTH			jength OF S1 jength OF S2 frunning INDEX INTO S1
TOOLNG;	LDA	#OFFH		SZIDX: BLOCK COUNT: BLOCK STREOV: BLOCK	 	RUDNAING INDEA INTO SZ ;CONCATENATION COUNTER ;STRING OVERREOW FLAG
	K LOA	STRGOV	; INDICATE OVERFLOW		,	•
	SBC	SILEN	; EXIT IF MAXIMUM LENGTH < STRING 1 LENGTR	SAMPI	SAMPLE EXECUTION:	

SC0802:

SADR1+1 ; PUSH ADDRESS OF STRING

SADRI

SADR2+1 ; PUSH ADDRESS OF STRING

SADR2

PUSH MAXIMUM LENGTH OF STRING 1 #20H LDA PHA LDA PHA LDA PHA LDA PHA LDA LDA LDA LDA

CONCATENATE CONCAT

RESULT OF CONCATENATING "LASTNAME" AND ", FIRSTNAME"; IS SI = 134, "LASTNAME, FIRSTNAME"; LOOP FOR ANOTHER TEST SC0802

STARTING ADDRESS OF LENGTH OF S1 LENGTH OF S2 DATA, CHANGE FOR OTHER VALUES "LASTNAME ORH \$2 811 S. WORD. . WORD BYTE. .BYTE BYTE TEST SADRI SADR2

" ; 32 BYTE MAX LENGTH " ; 32 BYTE MAX LENGTH

STRING 1 STRING 2

PROGRAM END.

, FIRSTNAME

BYTE

Find the Position of a Substring (POS)

Searches for the first occurrence of a at which the substring starts if it is found and substring are both a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. Thus, if the substring within a string. Returns the index 0 if it is not found. The string and the substring is found, its starting index cannot be less than 1 or more than 255.

Procedure: The program moves throw program clears the accumulator; otherw the string searching for the substring uni either finds a match or the remaining par the program places the starting index of the string is shorter than the substring hence cannot possibly contain it. If substring does not appear in the string, substring in the accumulator.

Registers Used: All.

character takes 47 cycles, and each unsuccessful Execution Time: Data-dependent, but the overhead is 135 cycles, each successful match of one match of one character takes 50 cycles. The worst case occurs when the string and substring always match except for the last character in the substring, such as

String - 'AAAAAAAB' Substring - AAB

(STRING LENGTH - SUBSTRING LENGTH + 1) • (47 • (SUBSTRING LENGTH - 1) + 50) + 135 The execution time in that case is

If, for example, STRING LENGTH = 9 and SUBSTRING LENGTH = 3, the execution time

 $(9-3+1) \cdot (47 \cdot (3-1) + 50) + 135$ = $7 \cdot 144 + 135 = 1008 + 135 = 1143$

Program Size: 124 bytes

RAM plus four bytes on page 0. The six bytes anywhere in RAM are temporary storage for the length of the string (one byte at address SLEN). Data Memory Required: Six bytes anywhere in the length of the substring (one byte at address

substring (one byte at address SUBIDX), a scarch counter (one byte at address COUNT), to the substring (two bytes starting at address SUBSTG, 00D0₁₆ in the listing) and to the string and an index into the string (one byte at address INDEX). The four bytes on page 0 hold pointers tiwo bytes starting at address STRING, 00D216 SUBLEN), a running index into the string (one byte at address SIDX), a running index into the Special Cases: in the listing).

. If either the string or the substring has a ength of zero, the program exits with zero in the accumulator, indicating that it did not find the substring.

2. If the substring is longer than the string, the program exits with zero in the accumulator, indicating that it did not find the substring.

3. If the program returns an index of 1, the substring may be regarded as an abbreviation of the string. That is, the substring occurs in the string, starting at the first character. A typical example would be a string PRINT and a substring 4. If the substring occurs more than once in the string, the program will return only the index to the first occurrence (the occurrence with the lowest starting index)

STRING MANIPULATIONS 356

Entry Conditions
Order in stack (starting from the top)

Exit Conditions

More significant byte of return address Less significant byte of return address

Less significant byte of starting address of substring

More significant byte of starting address of substring

Less significant byte of starting address of string

More significant byte of starting address of string

Examples

~; PER HOUR' ($1D_{16} = 29_{10}$ is the String = 1D' ENTER SPEED IN MILES length of the string).

Substring = 05 MILES' (05 is the length 1. Data

of the substring)

Accumulator contains $10_{16} \, (16_{10})$, the index at which the substring 'MILES' starts. Result:

Substring = 04'JUNE' (04 is the length of String = 18'SALES FIGURES FOR JUNE 1981' ($1B_{16} = 27_{10}$ is the length of the string) Data:

٠į

Result:

Accumulator contains 13_{1a} (19_{1a}), the index at which the substring 1UNE Result

Accumulator contains index at which first occurrence of substring starts if it is found; accumulator contains zero if substring is not found.

String - 10'LET Y1 - X1 + R7' (1016	= 16 ₁₀ is the length of the string)	Substring = 02'R4' (02 is the length of	the substring)
Data:			

String = 07'RESTORE' (07 is the length substring 'R4' does not appear in the string LET YI = XI + R7. Accumulator contains 00, since the Result: 4. Data:

Substring = 03'RES' (03 is the length of the substring) of the string)

such abbreviations are, for example, often BASIC interpreters) to save on typing and Accumulator contains 01, the index at index of 01 indicates that the substring which the substring "RES" starts. An could be an abbreviation of the string; used in interactive programs (such as

Title Name:	Find the position of a substring in a string POS
Purpose:	Search for the first occurrence of a substring within a string and return its starting index. If the substring is not found a 0 is returned.
Entry:	TOP OF STACK Low byte of return address, High byte of return address, Low byte of substring address, High byte of substring address, Low byte of string address, High byte of string address
Bxit:	A string is a maximum of 255 bytes long plus a length byte which precedes it. If the substring is found then Register A * its starting index else Register A = 0

Registers used: All

Time:

Since the algorithm is so data dependent a simple formula is impossible but the following statements are true and a worst case is given below:

135 cycles overhead. Each match of 1 character takes 47 cycles A mismatch takes 50 cycles.

except for the last character of the Worst case timing will be when the string and substring always match string = 'AAAAAAAAB' substring, Such as:

135 cycles overhead plus
(length(string) - length(substring) + 1) *
(((length(substring)-1) * 47) + 50) substring = 'AA8'

Program 124 bytes Data 6 bytes plus 4 bytes in page zero

Sizet

POUATES

FECT METURN ADDRESS FPACE ZERO POINTER TO STRING
三
. EQU . EQU . EQU . TAX . TAX . TAX . GET RE . PLA . STA . STA . SET UP . S

	S I	
	AAB"	·
	FOR	LENGTH
S LNG	AAAB	MAX
BSTR)	RING	3YTE 3YTE
; PUSH ADDRESS OF THE SUBSTRING	FIND POSITION OF SUBSTRING FRESULT OF SEARCHING "AAAAAAAAB" FOR "AAB" IS FREGISTER A=8 LOOP FOR ANOTHER TEST	JALUES JENGTH OF STRING JA2 BYTE MAX LENGTH JENGTH OF SUBSTRING JA2 BYTE MAX LENGTH
SADR SUBADR+1 SUBADR	POS SCU803	; TEST DATA, CHANGE FOR OTHER VALUES SADR .NORD STG SUBADR .WOTE OAH STG .BYTE "AAAAAAAAB SSTG .BYTE "AAAAAAAAB
PHA LDA PHA LDA PHA LDA	JSR BRK JMP	DATA, CHA. WORD .WORD .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE
		TEST (SADR SUBADR STG STG

PROGRAM

END.

Copy a Substring from a String (COPY)

placed in the substring, and the Carry flag is set to 1. If the substring can be formed as substring is given a length of zero and the Carry flag is set to 1. If the substring would beyond the end of the string, then only the maximum number or the available number of characters (up to the end of the string) are Copies a substring from a string, given a starting index and the number of bytes to ceded by a byte containing the length. If the or is beyond the end of the string, the exceed its maximum length or would extend copy. The strings are a maximum of 255 bytes fong and the actual characters are prethe substring would start in the length byte) starting index of the substring is zero (i.e., specified, the Carry flag is cleared.

either the maximum length of the substra substring can be formed as specified and > if the number of bytes to copy, the maxima ing index exceeds the length of the string checks if the number of bytes to copy excereduces the number of bytes to co appropriately. It then copies the proper nu ber of bytes from the string to the substri length of the substring, or the starting inc is zero. It also exits immediately if the sunone of these conditions holds, the progr Procedure: The program exits immedial string. If either one is exceeded, the progr or the number of characters available in The program clears the Carry flag if

Registers Used: All

Execution Time: Approximately 36 • NUMBER OF BYTES COPIES plus 200 cycles overhead.

NUMBER OF BYTES COPIED is the number specified (if no problems occur) or the number available or the maximum length of the substring if the copying would go beyond the end of either the string or the substring. If, for example, NUMBER OF BYTES COPIED = 12_{10} ($0C_{16}$),

 $36 \cdot 12 + 200 = 432 + 200 = 632$ cycles. the execution time is

RAM plus four bytes on page 0. The six bytes anywhere in RAM hold the length of the string (one byte at address SLEN), the length of the Data Memory Required: Six bytes anywhere in substring (one byte at address DLEN), the maximum length of the substring (one byte at address MAXLEN), the search counter (one byte at address COUNT), the current index into the string (one byte at address INDEX), and an error flag (one byte at address CPYERR). The four bytes on page 0 hold pointers to the string (two bytes starting at address DSTRG, 00D016 in the listing) and to the substring (two bytes statting at Program Size: 173 bytes.

Special Cases:

the Carry flag if it cannot.

1. If the number of bytes to copy is zero, the program assigns the substring a length of zero and clears the Carry flag, indicating no error.

2. If the maximum length of the substring is zero, the program assigns the substring a length of zero and sets the Carry flag to 1, indicating an

the program assigns the substring a length of zero If the starting index of the substring is zero. and sets the Carry flag to 1, indicating an error.

specified starting index, the program assigns the substring a tength of zero and sets the Carry flag 4. If the source string does not even reach the to 1, indicating an error.

5. If the substring would extend beyond the end of the source string, the program places all the available characters in the substring and sets the Carry flag to 1, indicating an error. The available characters are the ones from the starting index to the end of the string.

maximum length, the program places only the specified maximum number of characters in the substring. It sets the Carry flag to 1, indicating an error. 6. If the substring would exceed its specified

address SSTRG, 00D21, in the fixting).

STRING MANIPULATIONS

Entry Conditions
Order in stack (starting from the top)

More significant byte of return address ess significant byte of return address

Maximum length of substring (destination string)

More significant byte of starting address of less significant byte of starting address of substring (destination string) substring (destination string)

Number of bytes to copy

Starting index to copy from

Less significant byte of starting address of string (source string)

More significant byte of starting address of string (source string)

Exit Conditions

Substring contains characters copied from starting index is beyond the length of the string, the substring will have a length of zero string. If the starting index is zero, the maximum length of the substring is zero, or the and the Carry flag will be set to 1. If the substring would extend beyond the end of the string or would exceed its specified maximum length, only the available characters from the string (up to the maximum length of the substring) are copied into the substring; the Carry flag is set in this case also. If no problems occur in forming the substring, the Carry flag is cleared.

Examples

(1016 = 1610 is the length of the string) Maximum length of substring = 2 1. Data: String = 10'LET YI = R7 + X4' Number of bytes to copy = 2 Starting index == 5

Result: Substring = 02°YP (2 is the length of the Carry = 0, since no problems occur in forming the substring Substring)

Maximum length of substring = 1016 = 1610 $(0E_{16} = 14_{10})$ is the length of the string) Number of bytes to $copy = 0D_{16} = 13_{10}$ 2. Data: String = 0E'8657 POWELL ST' Starting index = 06

Carry = 1, since there were not enough characters available in the string to provide the specified number of bytes Substring = 09'POWELL ST' (09 is the length of the substring) Result

PAGE ZERO POINTER TO DESTINATION STRING PAGE ZERO POINTER TO SOURCE STRING

0D 0H 0D 2H

. EQU

EQUATES DSTRG

Maximum length of substring = 10₁₆ DRIVE' (1616 = 2210 is the length Data: String - 16'9414 HEGENBERGER of the string)

Number of bytes to copy = 11t6 = 17t0 Starting index = 06

- 16₁₀

Substring = 10'HEGENBERGER DRIV' $110_{16} = 16_{10}$ is the length of the substring) Result:

copy exceeded the maximum length of Carry = 1, since the number of bytes to the substring

COPY:

			1	
GET RETURN ADDRESS PLA	ADDRESS	LDA	(SSTRG), Y SLEN	GET LENGTH OF SOURCE STRING SAVE SOURCE LENGTH
TAY	;SAVE LOW BYTE	CMP		COMPARE TO STARTING INDEX : ERROR EXIT IF INDEX IS TOO LARGE
TAX	SAVE HIGH BYTE	331	ON OU SELECTE	HT 40 GN3 AHT UNCASA AGOO
GET MAXIMUM	MAXIMUM LENGTH OF DESTINATION STRING	E I I	ILE INDEX + COUNT - 1 > I COUNT := LENGTH (SSTRG)	> LENGTH (SSTRG) G) - INDEX + 1;
STA MAXLEN	EN	LDA	INDEX	
GET STARTING	STARTING ADDRESS OF DESTINATION STRING	ADC	COUNT	BRANCH IF INDEX + COUNT > 255
STA DSTRG	S ;SAVE LOW BYTE	TAX		
STA DSTRG+1	3+1 ;SAVE HIGH BYTE	CPX	SLEN	TSS HEDNAT > [- THIOS + XBURI BI HOWAGE.
GET NUMBER C	NUMBER OF BYTES TO COPY	Dan Dan		IF EQUAL
sta count		_	E CALLER ASKED FO	THE CALLER ASKED FOR TOO MANY CHARACTERS JUST RETURN EVERYTHING DEPROPER INDEX AND THE FOUNDE SHELMG.
E	STARTING INDEX OF SUBSTRING		SO SET COUNT : * LE	LENGTH (SSTRG) - INDEX + 1;
PLA STA INDEX		RECALC:	SLEN	; RECALCULATE COUNT
GET STARTING	STARTING ADDRESS OF SOURCE STRING	SBC SBC	INDEX	
STA SSTRG	S SAVE LOW BYTE (NOTE SSTRG=SOURCE STRING)	INC		;COUNT := LENGTH (SSTRG) - INDEX + 1
FLA STA SSTRG+1	; SAVE HIGH BYTE	LUA	FUFFR	INDICATE A TRUNCATION OF THE COUNT
RESTORE RETURN ADDRESS	JRN ADDRESS	HO!	CHECK IF THE COUNT	COUNT IS LESS THAN OR EQUAL TO THE MAXIMUM LENGTH O
PHA	RESTORE HIGH BYTE			THEN
PHA	RESTORE LOW BYTE	CNTIOK:	- 1 MOOD	C HADNOT SWIGHDOND MINITAKE / MINIOS ST.
INITIALIZE LENGTH OF	ENGTH OF DESTINATION STRING AND THE ERROR FLAG TO 0	LDA	MAXLEN	SUBSTRING PENGLE
STA DLEN STA CPYERR	; LENGTH OF DESTINATION STRING IS 2ERO ; ASSUME NO ENRORS	903 038 040		BRANCH IF COUNT = MAX LENGTH
ECK	FOR ZERO DYTES TO COPY OR ZERO MAXIMUM SURSTRING LENGTH	STA	COUNT #OFFH	;ELSE COUNT : * MAXLEN
			STA CPYERR ;EVERYTHING IS SET UP	;INDICATE DESTINATION STRING OVERFLOW P SO MOVE THE SUBSTRING TO DESTINATION STRING
beq erexit		CNT 20K; LDX BEQ		FERGISTER X WILL BE THE COUNTER
LDA INDEX BEQ EREXIT	T ;ERROR EXIT IF STARTING INDEX IS ZERO	LDA	DEEN	START WITH FIRST CHARACIEM OF DESTINATION SPEED IS RUNNING INDEX FOR DESTINATION TINDEX FOR SOURCE
CHECK IF THE ITS NOT, EXIT LDY	1CHECK IF THE SOURCE STRING REACHES THE STARTING INDEX 1IF NOT, EXIT LDX #0	MVLP: LDY LDA LDY		JGET NEXT SOURCE CHARACTER
		SPA	(DSTRG),Y	MOVE NEXT CHARACTER TO DESTINATION

; RESULT OF COPYING 3 CHARACTERS STARFING AT INDL.; FROM THE STRING "12.345E+10" IS 3,"345", LOOP FOR MORE TESTING

SC0804

;LENGTH OF STRING 1,32 BYTE MAX LENGTH ;LENGTH OF SUBSTRING 1,32 BYTE MAX LENGTH

20H SSTG DSTG OAH "12.345E+10

; PROGRAM

STARTING INDEX FOR COPYING NUMBER OF CHARACTERS TO COPY HAXIMUM LENGTH OF DESTINATION STRING

A S	CNT BYTE MALEN BYTE SADR WORD DADR WORD SSTG BYTE DSTG BYTE	, END				
; INCREMENT SOURCE INDEX ; INCREMENT DESTINATION INDEX ; DECREMENT COUNTER ; CONTINUE UNTIL COUNTER * 0 ; SUBSTRING LENGTH*FINAL DESTINATION INDEX - 1 ; CHECK FOR ANY ERRORS ; BRANCH IF A TRUNCATION OR STRING OVERFLOW		IN FRONT OF SUBSTRING	; LENGTH OF SOURCE STRING; LENGTH OF DESTINATION STRING; MAXIMUM LENGTH OF DESTINATION STRING; SEARCH COUNTER; CURRENT INDEX INTO STRING; COPY ERROR FLAG		;PUSH ADDRESS OF SOURCE STRING ;PUSH STARTING INDEX FOR COPYING	;PUSH NUMBER OF CHARACTERS TO COPY ;PUSH ADDRESS OF DESTINATION STRING ;PUSH MAXIMUM LENGTH OF DESTINATION STRING ;COPY
INDEX DLEN MVLP DLEN CPYERR EREXIT	EXIT EXIT : EXIT	LENGTH BYTE DLEN #0 (DSTRG),Y		EXECUTION:	SADR+1 ; P SADR IDX ; P	CNT ; PUSE DADR+1 ; PUSE DADR MXLEN ; PUSH COPY ; COPY
INC INC DEX BNE BDEC LDE BNE	3D ROR	SEC ; STORE LDA LDY STA RTS	; DATA SECTION SLEN: BLOCK DLEN: BLOCK MAXLEN: BLOCK COUNT: BLOCK INDEX: BLOCK	SAMPLE	SC0804: LDA PHA LDA PHA LDA LDA PHA	LDA LDA LDA LDA LDA LDA DIA

a Substring from a String (DELETE) Delete

Carry flag is set (to 1) and only the characters from the starting index to the end of the left unchanged in either case. If the deletion extends beyond the end of the string, the beyond the length of the string; the string is starting index and a length. The string is a the length. The Carry flag is cleared if the deletion can be performed as specified. The Carry flag is set if the starting index is zero or Deteres a substring from a string, given a maximum of 255 bytes long and the actual characters are preceded by a byte containing string are deleted.

Procedure: The program exits immediately

cleared if the specified number of bytes were down. The program then determines the new string's length and exits with the Carry program compacts the resulting string by moving the bytes above the deleted area these conditions holds, the program checks to see if the string extends beyond the area to be deleted. If it does not, the program simply truncates the string by setting the new length to the starting index minus 1. If it does, the is beyond the length of the string. If none of if the starting index or the number of bytes to delete is zero. It also exits if the starting index deleted and set to 1 if any errors occurred.

Program Size: 139 bytes

Data Memory Required: Five bytes anywhere in RAM plus two bytes on page 0. The five bytes anywhere in RAM hold the length of the string tone byte at address SLEN), the search counter tone byte at address COUNT), an index into the string tone byte at address INDEX), the source string tone byte at address INDEX), the source index for use during the move (one byte at address SIDX), and an error flag (one byte at address SIDX), and an error flag (one byte at address DEEERR). The two bytes on page of hold a pointer to the string (starting at address STRG, 00000_{16} in the fisting.)

where NUMBER OF BYTES MOVED DOWN is zero if the string can be truncated and is STRING LENGTIB — STARTING INDEX — NUMBER OF BYTES TO DELETE + 1 if the string must

36 • NUMBER OF BYTES MOVED DOWN

Execution Time: Approximately

Registers Used: All

Special Cases:

1. If the number of bytes to delete is zero, the program exits with the Carry flug cleared (no errors) and the string unchanged.

> Since there are exactly eight bytes left in the string starting at index 19₁₆, all the routine must do is truncate the string. This takes

NUMBER OF BYTES TO DELETE = 08

STARTING INDEX = 19_{16} (25₁₀)

 $_{\rm L}$ STRING LENGTH = $20_{16} (32_{10})$

be compacted. Lyampics

- specified starting index, the program exits with the Carry flag set to 1 (error indicated) and the 2. If the string does not even extend to the string unchanged.
- number available, the program deletes all bytes from the starting index to the end of the string 3. If the number of bytes to delete exceeds the and exits with the Carry flag set to 1 (error indi-

trancated area, the fourine must move them down eight positions. The execution lime is Since there are 2016 (3216) bytes above the

 $36 \cdot 32 + 165 = 1152 + 165 = 1317$ cycles.

NUMBER OF BYTES TO DELETE = 08

STARTING LENGTH = 1916 (2510)

2. STRING LENGTH = 40₁₆ (64₁₄)

36 • 0 + 165 = 165 cycles.

Entry Conditions

8E

Order in stack (starting from the top)

Less significant byte of starting address of More significant byte of return address Less significant byte of return address Starting index to delete from Number of bytes to delete

More significant byte of starting address of

Exit Conditions

Carry flag is set and the characters from occur, the Carry flag is cleared. If the start string, the Carry flag is set and the strin unchanged. If the number of bytes to de starting index to the end of the string Substring deleted from string. If no er: would go beyond the end of the string. index is zero or beyond the length of deleted.

es
ďΨ
Exa

String = 28'THE PRICE IS \$3.00 (\$2.)

Data:

તં

Carry = 1, since there were not as mai String = 12'THE PRICE IS \$3.00" (12 = 1810 is the length of the string wit bytes left in the string as were suppr BEFORE JUNE 1)' (28th = 40th is 1 Starting index to delete from = 13th Number of bytes to delete = 3016 remaining bytes deleted). length of the string). o161 -Result 16th character — the deleted material is AND APRIL'). Carry = 0, since no problems occurred in String = 1E'SALES FOR MARCH AND APRIL 1980' (1E₁₆ = 30₁₀ is the Number of bytes to delete = 0A to = 1010 String - 14'SALES FOR MARCH 1980' with ten bytes deleted starting with the (14 string = 2010 is the length of the string Starting index to delete from = 1016 = length of the string. the deletion. 1610 Data: Result:

Starting index to delete from (index), Low byte of string address, Delete a substring from a string given a starting index and a length. High byte of return address, Number of bytes to delete (count) Delete a substring from a string Delete High byte of string address Low byte of return address, TOP OF STACK Purpose: Entryt Title Name:

	A string is a maximum of 255 bytes long plus a length byte which precedes it.
Exit:	Substring deleted. if no errors then CARRY := 0 else begin the following conditions cause an error with the CARRY flag = 1. if (index = 0) or (index > length(string)) then do not change the string if count is too large then delete only the characters from index to the end of the string end;
Registers used:	: All
Time:	Approximately 36 * (LENGTH (STRG) -INDEX-COUNT+1) plus 165 cycles overhead.
Size:	Program 139 bytes Data 5 bytes plus 2 bytes in page zero
;EQUATES STRG .EQU ODOH	PAGE ZERO POINTER TO SOURCE STRING
DELETE: IGET RETURN ADDRESS PLA TAY PLA TAX	DRESS ;SAVE LOW BYTE ;SAVE HIGH BYTE
JGET NUMBER OF BYTES TO PLA STA COUNT	o belete
GET STARTING INDEX DE PLA STA INDEX	DELETION
T STARTING ADDRESS	OF STRING
PLA STA STRG	;SAVE LOW BYTE
STA STRG+1	SAVE HIGH BYTE
RESTORE RETURN ADDRESS	S

TXA

```
;BRANCH IF INDEX + COUNT - 1 < LENGTH (SS')ELSE JUST TRUNCATE THE STRING
;TRUNCATE BUT NO ERROR (EXACTLY ENOUGH
; CHARACTERS)
                                                                                                                                                                                                                                                                                                                    ; BE SURE THE NUMBER OF CHARACTERS REQUESTED TO BE DELETED ARE PH: I IF NOT THEN ONLY DELETE FROM THE INDEX TO THE END OF THE STRIN-LDA INDEX
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 INDICATE ERROR - NOT ENOUGH CHARACTERS
1 DELETE
                                                                                                                                                                                                                                                                                                                                                                                     TRUNCATE IF INDEX + COUNT > 255
SAVE INDEX + COUNT AS THE SOURCE INDEX
; x = INDEX + COUNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        CALCULATE NUMBER OF CHARACTERS TO MOVE (SLEN - SIDX + 1)
                                                                                                                                                                                                             FERROR EXIT IF STARTING INDEX = 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          STRING LENGTH = STARTING INDEX
                                                                                                                                                                      GOOD EXIT IF NOTHING TO DELETE
                                                                                                                                                                                                                                                                  ~
                                                                                                                                                                                                                                                                 IS INDEX WITHIN THE STRING
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 DELETE THE SUBSTRING BY COMPACTING I MOVE ALL CHARACTERS ABOVE THE DELETED AREA DOWN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 - NO COMPACTING NECESSARY
                                                                                                       GET LENGTH OF STRING SAVE STRING LENGTH
                                                                                                                                                                                                                                                                                             , NO, TAKE ERROR EXIT
                                                                                                                                                                                                                                      CHECK FOR STARTING INDEX WITHIN THE STRING
FEXIT IF IT IS NOT
LDA SLEN
CMP INDEX
1,00, TAKE ERROR EXIT
RESTORE HIGH BYTE
                                                initialize error indicator (delerr) to u iget string length tox
                         RESTORE LOW BYTE
                                                                                                                                              CHECK FOR A NON ZERO COUNT AND INDEX LDA COUNT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  GOOD EXIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TRUNCATE THE STRING
                                                                                                         (STRG), Y
SLEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          SLEN
DELERR
OKEXIT
EREXIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               #OFFH
Delear
                                                                                                                                                                                                     INDEX
EREXIT
                                                                                                                                                                            OKEXIT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               INDEX
                                                                                             DELERR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     TRUNC
                                                                                                                                                                                                                                                                                                                                                                              COUNT
TRUNC
SIDX
                                                                                                                                                                                                                                                                                                                                                                                                                                              SLEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             STX
LDA
BEQ
BRG
                                                                                                                                                                                                                                                                                                                                                     LDA
CLC
ADC
BCS
STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         BEO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ניסא
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 LDA
                                                                                             STY
LDA
STA
                                                                                                                                                                                                       LDA
BEO
      PHA
TYA
PHA
                                                                                                                                                                 LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   CNTOK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    TRUNC:
```

CNT ; PUSH NUMBER OF CHARACTERS TO DELETE DELETE ; RESULT OF DELETING 4 CHARACTERS STARTING AT INDI ; FROM "JOE HANDOVER" IS "HANDOVER" SCO805 ; LOOP FOR ANOTHER TEST	1 ,INDEX TO START OF DELETION 4 SSTG 12 ;LENGTH OF STRING 1 PROGRAM					
PHA LDA PHA JSR BRK	A SECTION BYTE . BYTE . WORD . BYTE .					
-	JATA JDATA CNT SADR SSTG					
GET STRING LENGTH ;SUBTRACT STARTING INDEX ;ADD 1 TO INCLUDE LAST CHARACTER ;BRANCH IF COUNT = 0	<pre>;GET NEXT CHARACTER ;MOVE IT DOWN ;INCREMENT DESTINATION INDEX ;INCREMENT SOURCE INDEX ;DECREMENT COUNTER ;CONTINUE UNTIL COUNTER = 0 ;STRING LENGTH = FINAL DESTINATION INDEX - 1</pre>			SET LENGTH OF STRING	; LENGTH OF SOURCE STRING ; SEARCH COUNTER ; CURRENT INDEX INTO STRING ; SOURCE INDEX DURING MOVE ; DELETE ERROR FLAG	one the the one
SLEN SIDX OKEXIT	SIDX (STRG),Y INDEX (STRG),Y INDEX SIDX MVLP INDEX	EXIT EXIT	EXIT	SLEN #0 (STRG),Y		SAMPLE EXECUTION:
EDA SBC TAX INX	LDY LDA LDA LDA INC INC INC DEX BNE LDX STX	328 373 800	; ERROR EXIT	LDA LDY STA RTS	BLOCK BLOCK BLOCK BLOCK	SAMPLE
	id A I N W	OKEXIT:	EREXIT:	EXIT:	; DATA SLEN: COUNT: INDEX: SIDX: DELERR:	

; PUSH STARTING INDEX FOR DELETION

SADR+1 ; PUSH STRING ADDRESS

SADR YOI

LDA PHA LDA PHA LDA

\$08025

ditions holds, the program checks to see if Procedure: The program exits immediately if the starting index is zero or if the length of the substring is zero. If neither of these conhe insertion would produce a string longer

checks to see if the starting index is within concatenates the substring by moving it to than the maximum. If it would, the program truncates the substring. The program then the memory locations immediately after the end of the string. If the starting index is the string. If it is not, the program simply within the string, the program must first open a space for the insertion by moving the remaining characters up in memory. This move must start at the highest address to avoid writing over any data. Finally, the program can move the substring into the open area. The program then determines the new and to I if the starting index was zero, the string length and exits with the Carry flag set appropriately (to 0 if no problems occurred substring had to be truncated, or the starting index was beyond the length of the string).

Execution Time: Approximately 36 • NUMBER OF BYTES MOVED + 36 - NUMBER OF BYTES INSERTED + 207

NUMBER OF BYTES MOVED is the number of end of the string, this is zero since the substring is simply concatenated to the string. Otherwise, this bytes that must be moved to open up space for the insertion. If the starting index is beyond the IS STRING LENGTH - STARTING INDEX + I, since the bytes at or above the starting index must be moved

NUMBER OF BYTES INSERTED is the length of the substring if no truncation occurs. It is the maximum length of the string minus its current length if inserting the substring would produce a string longer than the maximum.

100

MAXIMUM LENGTH - 3016 (4810) STARTING INDEX - 1916 (2516) I. STRING LENGTH - 20₁₆ (32₁₀) SUBSTRING LENGTH = 06

are eight bytes that must be moved up (20)₁₆ – 19₁₆ + 1 = NUMBER OF BYTES MOVED) and six bytes that must be inserted, the execution That is, we want to insert a substring six bytes long, starting at the 25th character. Since there time is approximately

 $36 \cdot 8 + 36 \cdot 6 + 207 = 288 + 216 + 207$ = 711 cycles.

MAXIMUM LENGTH = 2416 (3610) STARTING INDEX = 19_{16} (25₁₉) 2. STRING LENGTH = 2016 (3210) SUBSTRING LENGTH - 06

ing the maximum length of the string. Thus As apposed to Example 1, here only four bytes BER OF BYTES INSERTED - 4. The execution of the substring can be inserted without exceed-NUMBER OF BYTES MOVED - 8 and NUM-

 $36 \cdot 8 + 36 \cdot 4 + 207 = 288 + 144 + 207$ lime is approximately 639 cycles.

Program Size: 212 bytes

in RAM plus four bytes on page 0. The seven bytes anywhere in RAM hold the length of the string (one byte at address SLEN), the length of the substring (one byte at address SUBLEN), the maximum length of the string (one byte at address MAXLEN), the current index into the string (one byte at address INDEX), running indexes for use during the move (one byte all address SIDX and one byte at address DIDX) and an error flug (one byte at address INSERR). The four bytes on page 0 hold pointers to the Data Memory Required: Seven bytes anywhere 00DO16 in the listing) and the string (two bytes substring (two bytes starting at address SUBSTG, starting at address STRG, 00D216 in the listing).

is zero, the program exits with the Carry flag 1. If the length of the substring (the insertion) cleared (no error) and the string unchanged.

2. If the starting index for the insertion is zero (i.e., the insertion begins in the length byte), the program exits with the Carry Bag set to 1 (indicating an error) and the string unchanged. 3. If the string with the substring inserted maximum length. The Carry flag is set to 1 to exceeds the specified maximum length, the program inserts only enough characters to reach the indicate that the insertion has been truncated.

4. If the starting index of the insertion is and indicates an error by setting the Carry flag to beyond the end of the string, the program conculenates the insertion at the end of the string

Specified maximum length, the program exits with the Carry flag set to I (indicating an error) and the string unchanged. 5. If the original length of the string exceeds its

Entry Conditions

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

More significant byte of starting address of Less significant byte of starting address of substring

Maximum length of string

substring

Starting index at which to insert the substring Less significant byte of starting address of More significant byte of starting address of

Exit Conditions

zero, the Carry flag is set and the string is i changed. If the starting index is beyond i length of the string, the Carry flag is set a occur, the Carry flag is cleared. If the startindex is zero or the length of the substring imum length, the Carry flag is set and or those characters from the substring who bring the string to maximum length. the substring is concatenated to the end the string. If the string with the substra inserted would exceed the specified m. Substring inserted into string. If no err inserted.

 Data: String = 0A'JOHN SMITH' (0A₁₆ = 10₁₀ is the length of the string) Substring = 0C'ROCKEFELLER' (0C₁₆ = 12₁₀ is the length of the substring) Maximum length of string = 14₁₆ = 20₁₀ Starting index = 06 	Result: String = 14·1041N ROCKEFELLESMITH* (14 ₁₆ = 20 ₁₀ is the length of the string with as much of the substring inserted as the maximium length would allow) Carry = 1, since some of the substring could not be inserted without exceeding the maximum length of the string.	ng into a string	substring into a string given a ; ; index.	Low byte of return address, Low byte of return address, Low byte of substring address, Low byte of substring address, High byte of substring address, Starting index to insert the substring, Low byte of (source) string address, High byte of (source) string address,	string is a maximum of 255 bytes long plus ; length byte which precedes it.	ing inserted into string. errors then (Y = 0 .n .n .n RRY flag to be set. Index = 0 then do not insert the substring length(strg) > maximum length then do not insert the substring
Examples 1. Data: String = 0A'JOHN SMITH' (0A ₁₆ = 10 ₁₀ is the length of the string) Substring = 08'WILLIAM' (08 is the length of the substring) Maximum length of string = 14 ₁₆ = 20 ₁₀ Starting index = 06	Result: String = 12:JOHN WILLIAM SMITH* (12 ₁₆ = 18 ₁₆ is the length of the string with the substring inserted). Carry = 0, since no problems occurred in the insertion.	Title Insert a substring Name: Insert	Purpose: Insert a substri starting index.	Entry: Low byte of return address, High byte of return address, Low byte of substring addres High byte of substring addres High byte of substring addres Maximum length of (source) starting Low byte of (source) string High byte of (source) string	A string is a managed byte was a length byte was	Exit: Substring inserted into string If no errors then CARRY = 0 else begin the following conditions of CARRY flag to be set. if index = 0 then do not insert the substrip if length(strg) > maximum do not insert the substrip do not insert the substrip

<pre>if index > length(strg) then concatenate substg onto the end of the source string if length(strg)+length(substring) > maxlen then insert only enough of the substring to reach maximum length end;</pre>	ers used: All	Approximately 36 * (LENGTH(STRG) - INDEX + 1) + 36 * (LENGTH(SUBSTG)) + 207 cycles overhead.	Program 214 bytes Data 7 bytes plus 4 bytes in page zero	0DOH ; PAGE ZERO POINTER TO SUBSTRING 0D2H ; PAGE ZERO POINTER TO STRING	ETURN ADDRESS ;SAVE LOW BYTE	;SAVE HIGH BYTE	STARTING ADDRESS OF SUBSTRING	SUBSTG ;SAVE LOW BYTE	SUBSTG+1 ;SAVE HIGH BYTE	AXIMUM LENGTH OF STRING MAXLEN	TARTING INDEX for insertion INDEX	TARTING ADDRESS OF SOURCE STRING	STRG ;SAVE LOW BYTE	STRG+1 ;SAVE HIGH BYTE	IRESTORE RETURN ADDRESS 178A PHA
		·		0 D 0Н 0D2H	RETURN ADDRESS		STARTING ADDRI	SUBSTG	SUBSTC+1	MAXIMUM LENGTE MAXLEN	STARTING INDEX INDEX	STARTING ADDRE	STRG	STRG+1	ORE RETURN ADD
	Regis	Time:	Size:	;EQUATES SUBSTG .EQU STRG .EQU	INSERT: JGET PLA TAY	TAX	GET	STA	STA	GET PLA STA	JGET PLA STA	SGET	PLASTA	PLA	1REST TXA PHA

INDEX . STABO OTCHA BARBO OF ONS	R ;ADD SUBSTRING LENGTH TO S	SUBLEN SLEN MVESUB ;JUST PERFORM MOVE, NOTHING TO OPEN UP	PEN UP A SPACE IN SOURCE STRING FOR THE SUBSTRING BY MOVING THE CHARACTERS FROM THE END OF THE SOURCE STRING DOWN TO INDEX, UP THE SIZE OF THE SUBSTRING.	;CALCULATE NUMBER OF CHARACTERS TO MOVE ; COUNT := STRING LENGTH - STARTING INDEX + 1 LDA STEN	INDEX :X = NUMBER OF CHARACTERS TO MOVE	SOURCE INDEX AND CALCULATE THE DESTINATION INDE	SIDX ;SOURCE ENDS AT END OF ORIGINAL STRING	SUBSTRING LENGTHER BY SUBSTRING LESSEN ; SET THE NEW LENGTH TO THIS VALUE ALSO	XQIS			OPNLP ; DECKEMENT COUNTER = 0	E SUBSTRING INTO THE OPEN AREA	SIDX START AT ONE IN THE SUBSTRING	SUBLEN X = NUMBER OF CHARACTERS TO MOUR	Ė	STG), Y GET NEXT C X G), Y STORE CHAR INCREMENT X INCREMENT	===
XES			OPEN UP A CHARACTER THE SIZE	CALCULA COUNT LDA		T THE		STA	TDY				MOVE THE	LDA STA	TDX			DEX BNE P
			LENOK						OPNLP:				MVESTIR			MVELP		
RESTORE LOW BYTE	; ASSUME NO ERRORS WILL BE FOUND	STRING LENGTH = 0 THEN EXI	GET LENGTH OF STRING GET LENGTH OF SUBSTRING	;EXIT IF NOTHING TO INSERT (NO ERROR) IS ZERO THEN ERROR EXIT	JBRANCH IF INDEX NOT EQUAL 0	HECK THAT THE RESULTING STRING AFTER THE INSERTION FITS IN THE SOURCE STRING. IF NOT THEN TRUNCATE THE SUBSTRING AND SET THE TRUNCATION FLAG.	GET SUBSTRING LENGTH	TRUNCATE SUBSTRING IF NEW LENGTH > 255	;BRANCH IF NEW LENGTH < MAX LENGTH ;BRANCH IF NEW LENGTH = MAX LENGTH	FIT, SO TRUNCATE IT	ISUBSTRING LENGTH = MAXIMUM LENGTH - STRING			(THE ORIGINAL STRING WAS TOO LONG !!)	INDICATE SUBSTRING WAS TRUNCATED	WITHIN THE STRING. IF NOT CONCATENATE THE END OF THE STRING.	GET STRING LENGTH GOMPARE TO INDEX BRANCH IF STARTING INDEX IS WITHIN STRING ELSE OF STRING PLACE SUBSTRING AT	
РИА	JASSUME NO ERRORS LDA #0 STA INSERR	GET SUBSTRING AND I IF LENGTH (SUBSTG) LDY FOR SERVEY	STA (SIRC), Y STA SLEN LDA (SUBSTG), Y STA SUBLEN BNE IDX0	START		CHECK THAT THE RESC SOURCE STRING, IF TRUNCATION FLAG.	LDA SUBLEN	ADC SLEN BCS TRUNC CMP MAXLEN		SUBSTRING DOES NOT	LDA MAXLEN		BEQ EREXIT	STA SUBLEN LDA #0FFH STA TABEER	HAZENI	CHECK THAT INDEX IS I SUBSTRING ONTO THE	LDA SLEN CMP INDEX BCS LENOK LDX SLEN	**
				IDX0;					. —	TRUNC			4 121	& 1 €	ז	JC IDXLEN:		INX

" ;32 BYTE MAX LENGTH ;LENGTH OF SUBSTRING " ;32 BYTE MAX LENGTH

, PROGRAM

. END

"123456 1

BYTE BYTE

SSTG

CATED		•	ROR	** ** ** ** **	AT.
BRANCH IF SUBSTRING WAS TRUNCATED	1NO ERROR	; ERROR EXIT	LENGTH OF STRING LLENGTH OF SUBSTRING MAXIMUM LENGTH OF STRING CURRENT INDEX INTO STRING A RUNNING INDEX FLAG USED TO INDICATE IF AN ERROR	· ·	SADR+1 ; PUSH ADDRESS OF SOURCE STRING SADR IDX ; PUSH STARTING INDEX FOR INSERTION MXLEN ; PUSH MAXIMUM LENGTH OF SOURCE STRING SUBADR+1 ; PUSH ADDRESS OF THE SUBSTRING SUBADR INSERT ; INSERT ; RESULT OF INSERTING "-" INTO "123456" ; INDEX 1 IS "-123456" ; LOOP FOR ANOTHER TEST INDEX 1 O START INSERTION HAXIMUM LENGTH OF DESTINATION STARTING ADDRESS OF STRING STARTING ADDRESS OF SUBSTRING STARTING ADDRESS OF SUBSTRING STARTING ADDRESS OF SUBSTRING STARTING ADDRESS OF SUBSTRING STARTING ADDRESS OF STRING
EREXIT	EXIT	SLEN #0 (STRG),Y	444444	SAMPLE EXECUTION;	SADR+1 SADR 1DX IDX SUBADR+1 SUBADR INSERT INSERT SCU806 STG STG
BNE	338 373 800	SEC LDA LDY STA RTS	ŭ	SAMPLE	LDA PHA LDA PH
	OKEXIT;	EREXIT:	; DATA S SLEN: SUBLEN: MAXLEN: INDEX: SIDX; DIDX; INSERR:	to to to to to	JDATA SER IDX MXLEN SADR SUBADR STG

B BIT ARRAY SUMMATION ASUMB

Title Name:

98

8-Bit Array Summation (ASUM8)

producing a 16-bit sum. The size of the array Adds the elements of a byte-length array, is specified and is a maximum of 255 bytes.

Procedure: The program clears both bytes of the sum initially. It then adds the elements address. Whenever an addition produces a successively to the less significant byte of the carry, the program increments the more sigsum, starting with the element at the highest nificant byte of the sum.

Registers Used: All

Execution Time: Approximately 16 cycles per byte plus 39 cycles overhead. If, for example, (X) = $1A_{16} = 26_{10}$, the execution time is approximately

16 • 26 + 39 = 416 + 39 = 455 cycles.

Register A = High byte of starting array address; Register Y = Low byte of starting array address ; Register X = Size of array in bytes

Register A = High byte of sum Register Y = Low byte of sum

Registers used: All

Time:

Exit:

Approximately 16 cycles per byte plus 39 cycles overhead.

SUM the data of an array, yielding a 16 bit result. Maximum size is 255.

Purpose:

Entry:

Program Size: 30 bytes

Data Memory Required: Two bytes on page 0 to hold a pointer to the array (starting at address ARYADR, 00000, in the listing).

Special Case: An array size of zero causes an intiniediate exit with the sum equal to zero.

Entry Conditions

(A) = More significant byte of starting

(Y) = Less significant byte of starting

address of array

address of array

(X) = Size of array in bytes

Example

≈ 08 Result:									
Size of array (in bytes) = (X)	Array elements	F716 = 24710	23 ₁₆ = 35 ₁₀	31 ₁₆ = 49 ₁₀	$70_{16} = 112_{10}$	5A16 = 9010	$16_{10} = 22_{10}$	$CB_{16} = 203_{10}$	ארר וא
Data:									

(Y) = less significant byte of sum = D7₁₆

(A) = more significant byte of sum

Sum = 03D7₁₆ = 983₁₀

Exit Conditions

(A) = More significant byte of sum

(Y) = Less significant byte of sum

		Data	2 bytes in page zero
; EQUATES SECTION ARYADR: .EQU	SECTION.	N HOGO	; PAGE 2ERO POINTER TO ARRAY
ASUMB:	; ;STY STA STA	STARTING ADDRESS ARYADR ARYADR+1	S)
ASUM81:	; DECREM TYA BNE DEC DEC	ENT STARTING AL ASUMB1 ARYADR+1	DECREMENT STARTING ADDRESS BY 1 FOR EFFICIENT PROCESSING TYA TYA GET LOW BYTE OF STARTING ADDRESS BNE ASUMB1 ; 1S LOW BYTE 2ERO? DEC ARYADR+1 ; YES, BORROW FROM HIGH BYTE DEC ARYADR ; ALMAYS DECREMENT LOW BYTE
• • • • •	jekit i tka tay beq	IF LENGTH OF ARRAY IS EXIT ; EXX	AY IS ZERO ;EXIT IF LENGTH IS ZERO
. •	; INITIA LDA TAX	INITIALIZATION LDA #0 FAX	;INITIALIZE SUM TO U
SUMLP:	SUMMAT	;SUMMATION LOOP CLC CLC (ARYADR),Y BCC DECCNT	JADD NEXT BYTE TO LSB OF SUM

;SUM OF THE INITIAL TEST DATA IS 07FB HEX, ; REGISTER A = 07, REGISTER Y * F8H ;DECIMAL ELEMENTS ARE 0,17,34,51,68;85,102,119,136,153,170,187,204;221,238,255 CONTINUE UNTIL REGISTER Y EQUALS LOW BYTE OF BUFFER ADDRESS HIGH BYTE OF BUFFER ADDRESS SIZE OF BUFFER REGISTER A = HIGH BYTE OF SUM SIZE OF BUFFER STARTING ADDRESS OF BUFFER REGISTER Y = LOW BYTE OF DECREMENT COUNT SIZE OF BUFFER BUFFER 15 15 15 TEST DATA, CHANGE FOR OTHER VALUES ΧďΧ SAMPLE EXECUTION BUFADR+1 BUFADR SUMLP BUFS2 ASUM8 SC0901 SIZE 0101 OAAB 55H 66H 77H 88H H6 (BUFADR: WORD BYTE. BYTE BYTE BYTE BYTE BYTE BYTE BYTE DEY . E0U TAY TXA RTS LDY LDA LDX JSR BRK JMP DECCN1: ; SC09ul; BUFSZ: EXIT BUF:

16-Bit Array Summation (ASUM16)

Adds the elements of a word-length array, producing a 24-bit sum. The size of the array is specified and is a maximum of 255 16-bit words. The 16-bit elements are stored in the usual 6502 style with the less significant byte first.

one page of memory, the program must Procedure: The program clears a 24-bit accumulator in three bytes of memory and hen adds the elements to the memory accumulator, starting at the lowest address. The most significant byte of the memory accumulator is incremented each time the addition of the more significant byte of an element and the middle byte of the sum produces a carry. If the array occupies more than ncrement the more significant byte of the

Execution Time: Approximately 43 cycles per byte plus 46 cycles overhead. If, for example, (X_2) = 12₁₆ = 18₁₀, the execution time is approximately Registers Used: All

 $43 \cdot 18 + 46 = 774 + 46 = 820$ cycles.

Program Size: 60 bytes

in RAM plus two bytes on page 0. The three bytes anywhere in RAM hold the memory accumulator Data Memory Required: Three bytes anywhen (starting at address SUM); the two bytes on page O hold a pointer to the array (starting at address ARYADR, 00D016 in the listing).

Special Case: An array size of 0 causes an immediate exit with the sum equal to zero.

array pointer before proceeding to the seco

page.

Exit Conditions Entry Conditions

(X) = Most significant byte of sum (A) = More significant byte of starting (Y) = Less significant byte of starting address of array address of array

(X) = Size of array in 16-bit words

(Y) = Least significant byte of sum (A) = Middle byte of sum

Example

SUM = UPFB (2U40 DECIMAL)

UCCH UDDH

BYTE

END

UBBH

; PROGRAM

	•		
ata:	Size of array (in 16-bit words) - (X) - 08	Result:	Sum = 03DBA116 = 252,83310
	Array elements		(X) - most significant byte of sum -
	F7A116 = 63,39310		(A) = middle byte of sum = DB1b
	239B16 = 9,11510		(Y) = least significant byte of sum =
	31DS16 - 12,75710		
	70F216 - 28,91410		
	5A3616 - 23,09410		
	166C16 - 5.74010		
	CBF516 - 52,21310		
	E107 ₁₆ = 57,607 ₁₀		

ficant byte of sum = 0 icant byte of sum = A

ARRAY OPERATIONS
9
$\bar{\omega}$
m

Am 4% 0% Am	** ** ** *	# # # # #	Pro 194, 64, 64,	•• ••	79a Yaq 21a								
16 BIT ARRAY SUMMATION ASUM16	Sum the data of an array, yielding a 24 bit result. Maximum size is 255 16 bit elements.	Register A = High byte of starting array address; Register Y = Low byte of starting array address; Register X = size of array in 16 bit elements	Register X = High byte of sum Register A = Middle byte of sum Register Y = Low byte of sum	. A11	Approximately 43 cycles per byte plus 46 cycles overhead.	Program 60 bytes Data 3 bytes plus 2 bytes in page zero	; PAGE ZERO POINTER TO ARRAY		STARTING ADDRESS ARYADR ARYADR+1	INITIALIZE INDEX ¡SUM * 0 ;INDEX * 0	ARRAY LENGTH IS ZERO		
Title Name:	Purpose:	Entry:	Bxit:	Registers used:	Time:	Size:	SECTION .EQU ODOH	-	STY ARYADR STA ARYADR STA	12ERO SUM AND II LDA 10 STA SUM STA SUM+1 STA SUM+2	JEXIT IF THE ARI FXA BEQ EXIT	SUMMATION LOOP	LDA SUM
** ** 12 **		. In in In I			in the pay o	n en en en en en	; ;EQUATES ARYADR:	ASUM16:			<u> </u>	, a 14110	

;INCREMENT INDEX TO HIGH BYTE OF ELEMEN! ;ADD HIGH BYTE WITH CARRY TO SUM ;STORE IN MIDDLE BYTE OF SUM	JINCREMENT HIGH BYTE OF SUM IF A CARRY	; INCREMENT INDEX TO NEXT ARRAY ELEMENT	; MOVE POINTER TO SECOND PAGE OF ARRAY	DECREMENT COUNT		3#/48 MOJ=/.	A *MIDDLE BYTE	; X*HIGH BYTE	; TEMPORARY 24 BIT ACCUMULATOR IN MEMORY			ALUNES OF	PER SIZE IN WORDS	RESULT OF THE INITIAL TEST DATA IS 123 REGISTER X = 0, REGISTER A = 31H, REGISTER Y = 1AH	MORE	SIZE OF BUFFER IN WORDS	NUFFER IN	æ								
SUM+1 (ARYADR),Y SUM+1	NXTELM SUM+2		DECCNT ARYADR+1		SUMLE	2	SUM +1	SUM +2	e	EXECUTION		BUFADR+1	BUFS2	ASUM16	SC0902	0108	80F	0	111	333	ል ል ል የህ ጫ የህ	999	71.1	666 666	1010	1212
LDA INY ADC STA	BCC	×××××××××××××××××××××××××××××××××××××××	BNE	DEX	an Si	2	roy.	LDX RTS	SECTION . BLOCK	SAMPLE		roy roy	LDX	JSR BRK	JMP	. EQU	CKOW.	WORD	WORD	WORD	WORD WORD	WORD	WORD.	WORD.	WORD.	WORD.
		NXTELM:		DECCNT		EXIT:			;DATA SE SUM:	en en tu tu tu	, SC0902:					1 S12E	BUFADE:	BUF:								

71	4	5 ;SUM = 12570	PROGRAM
	1414		, PR
. WORD	. WORD	. WORD	. END

= 311AH

Find Maximum Byte-Length Element (MAXELM)

6

Finds the maximum element in an array of unsigned byte-length elements. The size of the array is specified and is a maximum of 255 bytes.

(setting Carry to 1) if the array size is zero. If Procedure: The program exits immediately the size is non-zero, the program assumes

value and its index. Finally, the progra then proceeds backward through the arra the current element and retaining the larg that the last byte of the array is the largest at comparing the supposedly largest element clears the Carry to indicate a valid result.

RAM plus two bytes on page 0. The one byte anywhere in RAM holds the index of the largest element (at address INDEX). The two bytes on page 0 hold a pointer to the array (starting at address ARYADR, 00D0₁₆ in the listing). Data Memory Required: One byte anywhere in

Special Cases:

with the Carry flag set to 1 to indicate an invalid 1. An array size of 0 causes an immediate exit result.

unsigned value, the program returns with the smallest possible index. That is, the index designates the occurrence of the maximum value 2. If more than one element has the largest closest to the starting address.

Registers Used: All

per byte plus 52 cycles overhead. The extra eight rent element and its index. If, on the average, that replacement occurs half the time, the execu-Execution Time: Approximately 15 to 23 cycles cycles are used whenever the supposed maximum and its index must be replaced by the curtion time is approximately

If, for example, ARRAY SIZE = 1816 - 2410, $38 \cdot 12 + 52 = 456 + 52 = 508$ cycles. 38 • ARRAY SIZE/2 + 52 cycles. the approximate execution time is

Program Size: 45 bytes

Entry Conditions

(A) = More significant byte of starting address of array

(Y) = Less significant byte of starting address of array

Exit Conditions

(X) = Size of array in bytes

(A) = Largest unsigned element

(Y) = Index to largest unsigned element Carry = 0 if result is valid, 1 if size of arra 0 and result is meaningless.

Example

7A16 - 12210 CF16 - 20710 4416 - 6810 59ts = 89to Data: Size of array (in bytes) - (X) - 08 Array elements A616 - 16610 D216 = 21010 3516 - 5310 1B16 - 2710

The largest unsigned element is elemen #2 (D2 $_{\rm th}$ = 210 $_{\rm to}$) (A) - largest element (D216) Result:

Carry flag = 0, indicating that array size is non-zero and the result is valid (Y) - index to largest element (02)

 \tilde{e}

Find the maximum element in an array of unsigned; bytes. MAXELM i	Given the starting address of an array and the size of the array, find the largest el	Register A = High byte of starting addres Register Y = Low byte of starting address Register X = Size of array in bytes	RRY FLAG Gister A Gister Y Gister Y f there a lement, r earest to		Approximately 15 to 23 cycles per byte plus 52 cycles overhead.	Program 45 bytes Data 1 byte plus 2 bytes in page	PAGE ZERO FOR ARRAY POINTER
H DY MAN	Giv	Rec Rec	If S CA Re Re 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Registers used: All	App plu	Prog. Data	æ
Title Name:	Purpose:	Entry:	Εχίτ;	sters us	Time:	Size:	ноар

MAXELM:

STORE STARTING ARRAY ADDRESS STA ARYADR+1 STY ARYADR

BORROW FROM HIGH BYTE IF LOW BYTE : ALWAYS DECREMENT THE LOW BYTE ISUBTRACT 1 FROM STARTING ADDRESS TO INDEX FROM 1 TO SIZE TYA BNE MAX1

DEC ARYADR+1 ;BORROW FROM HIGH BYTE IF LOW BYTE DEC ARYADR ;ALWAYS DECREMENT THE FOW BYTE MAX1 ARYADR+1 ARYADR MAX1;

TEST FOR SIZE EQUAL TO ZERO AND INITIALIZE TEMPORARIES

SIZE IS ZERO	IZE AND INDEX OF ARRAY
FERROR EXIT IF	REGISTER Y = SIZE AND INDEX GET LAST BYTE OF ARRAY SAVE ITS INDEX
EREXIT	(ARYADR),Y INDEX
BEQ TAV	LDA

BYTE BYTE BYTE BYTE

ARY:

9C FIND MAXIMUM BYTE-LENGTH ELEMENT (MAXELM) 3:

	DEY BEQ	OKEXIT	;EXIT IF ONLY ONE ELEMENT
,	; AGAIN	WORK FROM THE END OF A AGAINST THE CURRENT	THE ARRAY TOWARDS THE BEGINNING COMPARING MAXIMUM WHICH IS IN REGISTER A
MAXLF:	CMP BEQ BCS	(ARYADR),Y Newidx Nxtbyt	; REPLACE INDEX ONLY IF ELEMENT = MAXIMUM; BRANCH IF CURRENT MAXIMUM; BRANCH IN CONTROL OF THE PROPERTY OF THE
NEWI DX:	LDA	(ARYADR),Y INDEX	JELSE AKITI >* CUKKENT MAXIMUM SO J NEW CURRENT MAXIMUM AND J NEW INDEX
NXTBYT:	DEY BNE	MAXLP	DECREMENT TO NEXT ELEMENT CONTINUE
	; EXIT		
OKEXIT:	LDY DEY CLC RTS	INDEX	GET INDEX OF THE MAXIMUM ELEMENT GOODS INDEX TO (0,SIZE-1)
EREXIT;	SEC RTS		; ERROR, NO ELEMENTS IN THE ARRAY
; DATA SI	SECTION . BLOCK	1	; INDEX OF LARGEST ELEMENT
***	SAMPLE	EXECUTION:	
500903;			
	FDA	AADR+1	;A,Y = STARTING ADDRESS OF ARRAY
	KON CDX	AADR #SZARY	;X = SIZE OF ARRAY
	BRK	MAXELM	ULT FOR THE INITIAL TEST DATA IS
	JMP	£06003	; A = FF HEX (MAXINOM), Y=08 (INDEX TO M);LOOP FOR MORE TESTING
SZARY: AADR:	. EQU	10H ARY	JS12E OF ARRAY JSTARTING ADDRESS OF ARRAY

Find Minimum Byte-Length Element (MINELM)

Φ

Finds the minimum element in an array of unsigned byte-length elements. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program exits immediately, setting Carry to 1, if the array size is zero. If the size is non-zero, the program

assumes that the last byte of the array is t! the smaller value and its index. Finally, 11 smallest and then proceeds backward throuthe array, comparing the supposedly smalle element to the current element and retaining program clears the Carry flag to indicate valid result.

Registers Used: All

Execution Time: Approximately 15 to 23 cycles per byte plus 52 cycles overhead. The extra eight and its index must be replaced by the current element and its index. If, on the average, that cycles are used whenever the supposed minimum replacement occurs half the time, the execution time is approximately

If, for example, ARRAY SIZE = $14_{10} = 20_{10}$. 38 • ARRAY SIZE/2 + 52 cycles. the approximate execution time is

 $38 \cdot 10 + 52 = 380 + 52 = 432$ cycles.

Program Size: 45 bytes

Data Memory Required: One byte anywhere in RAM plus two bytes on page 0. The one byte anywhere in RAM holds the index of the smallest element (at address INDEX). The two bytes on page 0 hold a pointer to the array (starting at address ARYADR, 00D0to in the listing)

Special Cases:

1. An array size of 0 causes an immediate exit with the Carry flug set to 1 to indicate an invatid result.

nates the occurrence of the minimum value closest to the starting address. 2. If more than one element has the smallest unsigned value, the program returns with the smallest possible index. That is, the index desig-

Entry Conditions

(A) = More significant byte of starting address of array

(Y) = Less significant byte of starting address of array

(X) = Size of array in bytes

Exit Conditions

(A) = Smallest unsigned element

(Y) = Index to smallest unsigned element Carry = 0 if result is valid, 1 if size of a is zero and result is meaningless.

Example

7A 16 - 122 10 CF 16 - 207 10 44 ts - 68 10 5916 - 8910 Size of array (in bytes) -(X) = 08Array elements A616 - 16610 D216 - 21010 3516 - 5310 Data:

Carry flag = 0, indicating that array size in non-zero and the result is valid, The smallest unsigned element is elemen (Y) - index to smallest element (03) (A) - smallest element (1B16) $#3(18_{16} = 27_{10})$ Result

č

AHRAY OPERATIONS	
465	

MINLP: CHP (ARYADR), Y REPLACE INDEX IF MINIMUM = ELEMENT BEQ NEWIDS: STY INDEX REPLACE INDEX IF MINIMUM = ELEMENT CHP (ARYADR), Y REPLACE INDEX IF MINIMUM = ELEMENT BEQ NEWIDS: STY INDEX REPLACE INDEX IF MINIMUM < ELEMENT CHP (ARYADR), Y REPLACE INDEX IF MINIMUM < ELEMENT CHP (ARYADR), Y REPLACE INDEX IF MINIMUM < ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX OF THE MINIMUM C ELEMENT CHP (ARYADR), Y REPLACE INDEX TO (0,SIZE-1) CHP (AR

RESULT FOR THE INITIAL TEST DATA IS
; A = 01H (MINIMUM), Y=07 (INDEX TO MINIM; LOOP FOR MORE TESTING

SIZE OF ARRAY STARTING ADDRESS OF ARRAY

10H ARY

. EQU

SZARY: AADR: ARY:

BYTE BYTE BYTE BYTE

;A,Y * STARTING ADDRESS OF ARRAY

JX = SIZE OF ARRAY

AADR+1 AADR #SZARY MINELM

LDA LDY LDX JSR BRK

300904:

SC0904

JMP

~	2	-	7.	ä	0.3	S	FB	OFAH	F 9	F.	; PROGRAM
Ţ	Y.	BYTE.	7.1	ΥŢ	Ľ	Y	£	7	BYTE	X1	. END

Binary Search (BINSCH)

mum of 255 bytes. The approach used is a with the middle element in the remaining part of the array; if the two are not equal, the part of the array that cannot possibly contain the value (because of the ordering) is diselements for a particular value. The array is hag cleared if it finds the value; returns the binary search in which the value is compared element at the starting (lowest) address. Returns the index to the value and the Carry Carry flag set to 1 if it does not find the value. The size of the array is specified and is a max-Searches an array of unsigned byte-length assumed to be ordered with the smallest carded and the process is repeated.

value is larger than the element with the trial index, the part at or below the trial index is the trial index is discarded. The program flag to 1 if it finds the value and to 0 if it does of the array still being searched. In each iteration, the new trial index is the average of the discards the part of the array that could not possibly contain the element. That is, if the discarded. If the value is smaller than the element with the trial index, the part at or above exits if it finds a match or if there are no elements left to be searched (that is, if the part of the array being searched no longer contains anything). The program sets the Carry upper and lower bounds. The program compares the value and the element with the trial index; if the two are not equal, the program Procedure: The program retains upper and ower bounds (indexes) that specify the part

In the case of Example 1 shown later (the value is 0D_{to}), the procedure works as In the first iteration, the lower bound is

Registers Used: All

iteration plus 80 cycles overhead. A binary search Execution Time: Approximately \$2 cycles per will require on the order of logsN iterations, where N is the size of the array (number of eleIf, for example, N = 32, the binary search will require approximately log, 32 iterations or 5 iterations. The execution time will then be approxmatch

 $52 \cdot 5 + 80 = 260 + 80 = 340$ cycles.

Program Size: 89 bytes

in RAM plus two bytes on page 0. The three bytes anywhere in RAM hold the value being searched for (one byte at address VALUE), the lower bound of the area being searched (one byte at address LBND), and the upper bound of the area Data Memory Required: Three bytes anywhere being searched (one byte at address UBND). The two bytes on page 0 hold a pointer to the array (starting at address ARYADR, 0010016 in the listSpecial Case: A size or length of zero causes an immediate exit with the Carry flag set to 1. That is, the length is assumed to be zero and the value surely cannot be found.

array minus I (since we have started or zero and the upper bound is the length of : indexing at zero). So we have

UPPER BOUND = LENGTH $-1 = 0F_{16} = 15_{11}$ GUESS - (UPPER BOUND + LOWER LOWER BOUND = 0

BOUND)/2 = 07 (the result is truncated) ARRAY(GUESS) - ARRAY (7) - 10_{16} - 16_{10}

ARRAY(7), there is no use looking at 1 Since our value (0D₁₆) is less th elements with indexes of 7 or more, so

UPPER BOUND - GUESS - 1 - 06 LOWER BOUND = 0

GUESS = (UPPER BOUND + LOWER ARRAY(GUESS) = ARRAY(3) = 0730UND1/2 = 03

Since our value (0D₁₆) is greater than ARRAY (3), there is no use looking at the elements with indexes of 3 or less, so we

GUESS = (UPPER BOUND + LOWER ARRAY (GUESS) = ARRAY(5) = 09 LOWER BOUND = GUESS + 1 = 04 1000NDJ/2 = 05UPPER BOUND = 06

ARRAY(5), there is no use looking at the Since our value (0D₁₆) is greater than

elements with indexes of 5 or less, so we have

GUESS = (UPPER BOUND + LOWER LOWER BOUND - GUESS + 1 - 06 BOUND)/2 - 06 UPPER BOUND = 06

Search an ordered array of unsigned bytes, with a maximum size of 255 elements.

Purpose:

Binary Search BINSCH

Title Name:

of the array left to be searched.

Entry Conditions

array (address of smallest unsigned ele-

Order in stack (starting from the top)

More significant byte of return address Less significant byte of return address

Value to find

Size of the array (in bytes)

Less significant byte of starting address of ment)

array (address of smallest unsigned ele-More significant byte of starting address of ment)

Examples

Elements of array are 01 to, 02 to, 05 to, 07 to, 09 to, 09 to, 00 to, 00 to, 10 to, 10 to, 2 Eto, 37 to, 510 to, 7 Eto, A4 to, 184 to, 10 to, E0 to Value to find = 0D₁₆ Length of array = 10₁₆ = 16₁₀ 1. Data:

(A) = 06, the index of the value in the Carry = 0, indicating value found Result:

Carry - 1, indicating value not found

Value to find - 9B₁₆

2. Data: Result:

ARRAY(GUESS) = ARRAY(6) = $0D_{16}$

new lower bound would be 07 and there Since our value (0D₁₆) is equal to on the other hand, our value were 0E16, the ARRAY(6), we have found the element. If, would no longer be any elements in the part

If the value is found then
CARRY flag = 0
Register A = index to the value in the array

Exit:

CARRY flag = 1

Registers used: All

Time:

Low byte of starting array address, High byte of starting array address

Length (size) of array,

Value to find,

Low byte of return address, High byte of return address,

TOP OF STACK

Entry:

A binary search will take on the order of log base 2 of N searches, where N is the number of Approximately 52 cycles for each time through the search loop plus 80 cycles overhead.

elements in the array.

Program 89 bytes Data 3 bytes plus 2 bytes in page zero

Size:

Exit Conditions

Carry = 0 if the value is found, Carry = if it is not found. If the value is found, (A) = index to the value in the array.

HOGO ROUATES SECTION ARYADR: . EQU (

PAGE ZERO POINTER TO ARRAY

BINSCH

GET RETURN ADDRESS P.F.

TAY PLA TAX

GET THE VALUE TO SEARCH FOR PLA STA VALUE

THE LENGTH OF THE ARRAY GET PLA

OBND

CONTINUE SEARCHING IF UPPER BOUND DOES NO 1 UNDERFLOW ;BRANCH IF INDEX UNDERFLOWED PUSH HIGH BYTE OF STARTING ADDRESS PUSH LOW BYTE OF STARTING ADDRESS INDICATE VALUE FOUND. 38 VALUE IS SMALLER THAN ARYADR[Y] SO SET UPPER BOUND TO 1 Y - 1 (VALUE CAN ONLY BE FURTHER DOWN) INDICATE VALUE NOT FOUND VALUE TO FIND INDEX OF LOWER BOUND INDEX OF UPPER BOUND FOR A VALUE WHICH IS IN THE ARRAY IDID NOT FIND THE VALUE SAMPLE EXECUTION FOUND THE VALUE 3FADR+1 UBND #OFFH NXTBYT BFADR NOTFND BFSZ SEARCH .BLOCK .BLOCK SECTION TYA SEC DEY STY CPY BNE BEO CLC , sc0905: NOTEND: VALUE LBND UBND DATA SMALL:

CARRY FLAG SHOULD BE 0 AND REGISTER A = 4

PUSH LENGTH (SIZE OF ARRAY)

PUSH VALUE TO FIND

SEARCH

BINSCH

_

PUSH HIGH BYTE OF STARTING ADDRESS

FOR A VALUE WHICH IS NOT IN THE ARRAY BFADR+1

PUSH LOW BYTE OF STARTING ADDRESS

BFADR

BF52

1 SEARCH LUN PHA LUN LUN LUN LUN PHA

0

PUSH LENGTH (SIZE OF ARRAY)

PUSH VALUE TO FIND

402 ARRAY OPERATIONS

;SEARCH ;CARRY FLAG SHOULD BE 1	LOOP FOR MORE TESTS		SIZE OF BUFFER	STARTING ADDRESS OF BUFFER	F BUFFER	BUFFER																
BINSCH	SC0905		010H	BF	S12E		1	2	4	2	7	6	10	11	23	50	81	123	191	199	250	255
JSR BRK	JMP		. EQU	. WORD	BYTE.		. BYTE	BYTE.	BYTE	BYTE	BYTE.	BYTE.	.BYTE	.BYTE	BYTE.	BYTE.	BYTE.	BYTE.	BYTE.	.BYTE	BYTE.	BYTE.
		; ; DATA	SIZE	BFADR:	BFSZ:	BF:																

Bubble Sort (BUBSRT)

Arranges an array of unsigned byte-length elements into ascending order using a bubble sort algorithm. An iteration of this algorithm moves the largest remaining element to the top by comparisons with all other elements, performing interchanges if necessary along the way. The algorithm continues until it has either worked its way through all elements or has completed an iteration without interchanging anything. The size of the array is specified and is a maximum of 255

Procedure: The program starts by considering the entire array. It examines pairs of elements, interchanging them if they are out of order and setting a flag to indicate that the interchange occurred. At the end of an iteration, the program checks the interchange flag to see if the array is already in order. If it is not, the program performs another iteration, reducing the number of elements examined by one since the largest remaining element has been bubbled to the top. The program exits immediately if the length of the array is less than two, since no ordering is then

; PROGRAM

END.

Registers Used: All

Execution Time: Approximately

34 · N · N + 25 · N + 70

cycles, where N is the size (length) of the array in bytes. If, for example, N is $20_{16}~(32_{10})$, the execution time is approximately

 $34 \cdot 32 \cdot 32 + 25 \cdot 32 + 70 = 34 \cdot 1024 + 870 = 34,816 + 870 = 35,686 \text{ cycles.}$

Program Size: 79 bytes

Bata Memory Required: Two bytes anywhere in RAM plus four bytes on page 0. The two bytes anywhere in RAM hold the length of the array fone byte at address LEN and the interchange flag (one byte at address XCHGFG). The four bytes on page 0 hold pointers to the first and second elements of the array (two bytes starting at address AIADR, 00D0₁₀ in the listing, and two listing at address A2ADR, 00D2₁₀ in the listing.

Special Case: A size (or length) of 00 or 01 causes an immediate exit with no sorting.

necessary. Note that the number of pair always one less than the number of elemebeing considered, since the last element

no successor.

Entry Conditions

CRITY CONDITIONS
Order in stack (starting from the top)

Less significant byte of return address More significant byte of return address Length (size) of array in bytes Less significant byte of starting address of allay

More significant byte of starting address of

Exit Conditions

Array sorted into ascending order, c sidered the elements as unsigned by Thus, the smallest unsigned byte is now the starting address.

404 ARRAY OPERATIONS

a)
Ω,
_
2
Ü
×
ш

After the second iteration, we have	21316, 3516, 3E16, 4F16, 6A16, D416.	The next to largest element is now in the correct	position and need not be considered further.	The third iteration leaves the array unchanged,	since the elements are already in ascending order.	
Data. Length (size) of array = 06	Elements = 3516, 6A16, 2B16, 3E16, D416, 4F16	After the first iteration, we have	3516, 2B16, 3E16, 6A16, 4F16, D416.	The largest element is now at the end of	the array and need not be considered	further.
Data.		Result				

Bubble sort BUBSRT	Arrange an array of unsigned bytes into ascending order using a bubble sort, with a maximum size of 255 bytes.	TOP OF STACK Low byte of return address, High byte of return address, Length (size) of array, Low byte of starting array address, High byte of starting array address	The array is sorted into ascending order.	All	Approximately (34 * N * N) + (25 * N) cycles plus 70 cycles overhead, where N is the size of the array.	Program 79 bytes Data 2 bytes plus 4 bytes in page zero	ADDRESS OF FIRST ELEMENT ADDRESS OF SECOND ELEMENT
				Registers used:			ON 0D0H 0D2H
Title Name:	Purpose:	Entry:	Exit:	Regist	Time:	Sizer	SECTION .EQU
							; ;EQUATES Aladr: Aladr:

GET THE PARAMETERS FROM THE STACK PLA ;SAVE LOW B

; BUBSRT;

SAVE LOW BYTE OF RETURN ADDRESS

SAVE HIGH BYTE OF RETURN ADDRESS	SAVE THE LENGTH (SI2E)	E MO	SAVE THE HIGH BYTE OF THE ARRAY ADDRESS	SET HIGH BYTE OF AZADR	JRESTORE HIGH BYTE OF RETURN ADDRESS	RESTORE LOW BYTE OF RETURN ADDRESS	IS GREATER THAN 1; EXIT IF THE LENGTH OF THE ARRAY IS ; LESS THAN 2	SINCE THE LAST ELEMENT HAS NO SUCCESSOR		1X BECOMES NUMBER OF TIMES THROUGH INNER 1Y BECOMES BEGINNING INDEX 1 INITIALIZE EXCHANGE FLAG TO 0		COMPARE 2 ELEMENTS BRANCH IF SECOND ELEMENT >= FIRST ELEMENT CONTRACT ELEMENT CONTRACT ELEMENT CONTRACT ELEMENT CONTRACT CONTRACT	COND ELEMENT IT INTO THE FIRST ELEMENT	STORE FIRST ELEMENT INTO SECOND	SET EXCHANGE FLAG SINCE AN EXCHANGE OCCU!	; INCREMENT TO NEXT ELEMENT	; BRANCH NOT DONE WITH INNER LOOP	FIE IF THERE WERE NO EXCHANGES THEN EXIT ;GET EXCHANGE FLAG ;EXIT IF NO EXCHANGE WAS PERFORMED ;CONTINUE IF LENGTH IS NOT ZERO
	LEN	# 1 A 2 A D R	Alaba+1	#0 A2ADR+1			SURE THE LENGTH LEN \$2 DONE	OUCE LENGTH BY 1 LEN	BUBBLE SORT LOOP	0# 0# X	אַרטפֿגּ	(AZADR), Y (ALADR), Y AFTSWP	(Aladr), Y (Aladr), Y	(Alada), Y	XCHGFG		INCOOP	JINNER LOOP IS COMPLETE LDA XCHGFG BEG DONE DEC LEN BNE SRTLP
PLA TAX	PLA STA PLA	CEC ADC STA	PLA STA	ADC	TXA PHA	TYA	, BE LDA CMP BCC	, REI DEC		SKTLF! LDX	INLOOP:	LDA CMP BCS	PHA LDA STA	A 1. 0.	STA	AFTSWP: INY	BNE	IN LDA EDA BEQ DEC DEC DEC BEC

RTS DONE:

LEN: BLOCK XCHGFG: BLOCK DATA SECTION

SAMPLE EXECUTION

PROCRAM SECTION SC0906:

SORT AN ARRAY LDA BFADR+1 BUBSRT BFADR BFS2 PHA JSR BKK LDA LDA PIIA

0108 SIZE BF . MORD DATE SECTION . EQU SIZE BFADR: BFSZ: BF:

906025

JMP

BYTE. BYTE

BYTE BYTE BYTE. BYTE

BYTE BYTE. BYTE BYTE. BYTE BYTE

BYTE BYTE. ; PROGRAM END.

;LENGTH OF THE ARRAY ;EXCHANGE FLAG (1 EXCHANGE, 0 = NO EXCHANGE)

THE RESULT FOR THE INITIAL TEST DATA IS 0,1,2,3, ..., 14,15 LOOP FOR MORE TESTS PUSH HIGH BYTE OF STARTING ADDRESS PUSH LOW BYTE OF STARTING ADDRESS PUSH LENGTH (SIZE OF ARRAY) SORT

STARTING ADDRESS OF BUFFER BUFFER SIZE OF BUFFER

Registers Used: All

- 1024₁₀ Execution Time: Approximately 245 cycles per example, to test an area of size 040016 would take

be read back correctly. Clears the Carry flag if

read back correctly. Places a single 1 bit in

each position of each byte and sees if that can

it immediately exits, setting the Carry flag and returning the address in which the error

all tests can be performed; if it finds an error

Data Memory Required: Six bytes anywhere in where in RAM hold the address of the first clement (two bytes starting at address ADDR), the address LEN), and the temporary length (two bytes starting at address TLEN). The two bytes length of the tested area (two bytes starting at on page 0 hold a pointer to the tested area (start-RAM plus two bytes on page 0. The six bytes any-

Special Cases:

exit with no memory tested. The Carry flag is 1. An area size of 000016 causes an immediate cleared to indicate no errors.

> Filling the entire area first should provide enough delay between writing and reading to

detect a failure to retain data (perhaps caused

55, by first filling the memory area and then

comparing each byte with the specified value.

Procedure: The program performs the single value checks (with 00, FF₁₆, AA₁₆, and

the test.

occurred and the value that was being used in

2. Since the routine changes all bytes in the tested area, using it to test an area that includes its own temporary storage will produce unpredictable results.

Note that Case I means you cannot ask this routine to test the entire memory, but such a request would be meaningless anyway since it would require the routine to test its own temporary slorage

> est, starting with bit 7; here it writes the data into memory and immediately attempts to

The program then performs the walking bit

by improperly designed refresh circuitry).

the program handles complete pages first and then handles the remaining partial page; the program can thus use 8-bit counters rather than a 16-bit counter. This approach reduces execution time but increases memory usage

read it back for a comparison. In all the tests,

3. Attempting to test a ROM area will cause a return with an error indication as soon as the program attempts to store a value in a ROM location that is not already there. the value being used in the test. If all the test can be performed correctly, the program clears the Carry flag before exiting.

one loop. Note that the program exits immediately if it finds an error, setting the Carry flag to 1 and returning the location and

as compared to handling the entire area with

RAM Test (RAMTST)

Performs a test of an area of RAM

6

memory specified by a starting address and a ength in bytes. Writes the values 00, FF16, each byte and checks to see if they can be AA, (101010102), and 55, (01010101) into

245 • 1024 + 650 - 250,880 + 650 - 251,530 cycles.

Program Size: 229 bytes

ing at address TADDR, 00D01, in the listing).

408 ARRAY OPERATIONS

Order in stack (starting from the top) **Entry Conditions**

More significant byte of return address Less significant byte of return address

Less significant byte of size (length) of area in bytes

More significant byte of size (length) of area in bytes

Less significant byte of starting address of test area

More significant byte of starting address of test area

Exit Conditions

1. If an error is found, Carry = 1 (A) = More significant byte of address containing error

(Y) = Less significant byte of address containing error (X) = Expected value (value being used in test)

2. If no error is found,

Carry = 0

All bytes in test area contain 00.

Example

Length (size) of area = 020016 Data: Starting address = 0380₁₆

Area tested is the 020016 bytes, starting at addresses 0380_{16} . That is, address 0380_{16} through $057F_{16}$. The order of the tests is: Result

1. Write and read 00

2. Write and read FF₁₆

RAM test RAMTST

Title Name:

3. Write and read AA_{16} (10101010₂)

4. Write and read 5516 (010101012)

5. Walking bit test, starting with bit 7 and moving right. That is, starting with 80₁₆ (1000000₂) and moving the 1 bit one position right in each subsequent test of a single byte.

High byte of starting address of test area of test area, PAGE ZERO POINTER TO TEST AREA CARRY flag equals 1
Register A * High byte of the address containing the error Register Y * Low byte of the address Approximately 245 cycles per byte plus 650 cycles overhead. If there are no errors then
CARRY flag equals 0
test area contains 00 in all bytes containing the error Register X * Expected value High byte of return address, Low byte of length in bytes, High byte of length in bytes, Low byte of starting address Program 228 bytes Data 6 bytes plus 2 bytes in page zero Low byte of return address, THE STARTING ADDRESS OF THE TEST AREA THE LENGTH OF THE TEST AREA TOP OF STACK GET THE RETURN ADDRESS Registers used: All LEN+1 ADDR HO GO LEN EQUATES SECTION Entry: Time: Size: GET GET EOU Exit: PLA STA PLA STA PLA STA PLA STA TAY PLA TAX RAMTST: TADDR:

ADDR+1

Shift a single 1 bit thourgh all of memory

Perform a test of RAM memory
1) Write all 00 hex and test
2) Write all FP hex and test
3) Write all AA hex and test
4) Write all 55 hex and test

Purpose:

1) Write all 0 2) Write all F 3) Write all A 4) Write all 5 5) Shift a sin

If the program finds an error, it exits immediately with the CARRY flag set and indicates where the error occurred and what value it used in the test.

3 3	3		ഥ	ω	~ ~ ~ ~				,- u.	
FRESTORE THE RETURN ADDRESS T.XA PHA T.XA PYA PHA	; BE SURE THE LENGTH IS NOT ZERO LDA LEN ORA LEN+1 BEQ EXITOR ; EXIT WITH NO ERRORS IF LENGTH IS ZERO	;FILL MEMORY WITH FF HEX (ALL 1'S) AND COMPARE LDA #OFFH JSR FILCMP BCS EXITER ;EXIT IF AN ERROR	FILL MEMORY WITH AA HEX (ALTERNATING 1'S AND 0'S) AND COMPARE LDA #0AAH JSR FILCMP GCS EXITER ;EXIT IF AN ERROR	FILL MEMORY WITH 55 HEX (ALTERNATING 0'S AND 1'S) AND COMPARE LDA #55H JSR FILCMP ACS EXITER FEXIT IF AN ERROR	JFILL MEMORY WITH 0 AND COMPARE LDA 10 JSR FILCMP BCS EXITER	RFORM WALKING BIT TES' ITEMPS LX THROUGH THE 256 BY' TLEN+1	BEQ WLKPKT ;BRANCH IF NONE LDY #0 ;REGISTER Y IS INDEX	, нвен	STA (TADDR),Y ;STORE TEST PATTERN IN MEMORY CMP (TADDR),Y ;COMPARE VALUE WITH WIAT IS READ BACK BNE EXITER ;EXIT INDICATING ERROH IF NOT THE SAME LSR A ;SHIFT TEST PATTERN RIGHT ONE BIT BNE WLKLPI ;BRANCH IF NOT DONE WITH BYTE STA (TADDR),Y ;STORE A ZERO BACK INTO THE LAST BYTE INY ;INCREMENT TO NEXT BYTE IN PAGE BNE WLKLP ;BRANCH IF NOT DONE WITH PAGE DEX ;BECREMENT TO NEXT PAGE BNE WLKLP ;BRANCH IF NOT DONE WITH ALL OF THE PAGES SHANCH IF NOT DONE WITH ALL OF THE PAGES	WALK THROUGH LAST PARTIAL PAGE
							3	M L		

WLKPRT:	rox		GET NUMBER OF BYTES IN LAST PACE
	BEQ	EXITOK ‡0	EXIT IF NONE INITIALIZE INDEX TO ZERO
WLKLP2:	LDA	808	START WITH BIT 7 EQUAL TO 1
WLKLP3:			1
	STA	(TADDR), Y	STORE TEST PATTERN IN MEMORY
	CMP	(TADDR), Y	EXIT INDICATING ERROR IF NOT THE SAME
	LSR	A	SHIFT TEST PATTERN RIGHT
	BNE	WLKLP3	\$ 6
	STA	(TADDR), Y	STORE A ZERO BACK INTO THE LAST BITE INCOMENT TO NEXT BYTE
	INY		BYTE COL
	BNE	WLKLP2	
EXITOK:	010		RETURN WITH NO ERROR
	RTS		
EXITER:			
	JSR RTS	ERROR	;RETURN WITH AN ERROR
ROUTINE	******** E: FILCAP E: FTL. M	* * * * * * * * * * * * * * * * * * *	S AND TEST
10000		MEMORY	HAT VALUE
; ENTRY:	ST.	ER A = VALUE STARTING ADDRESS	
; ;EXIT:	LEN .	LENGTH ERRORS THEN	
	CARR	CARRY FLAG EQUALS 0	
	CARRY	FLAG EQUALS	
•	REG1 REG1	FER X	OF ERROR LOCATION OF ERROR LOCATION VALUE
REGISTERS	REGISTERS USED: ALL	*	4 4 4
FILCMP:	JSR	ITEMPS	;INITIALI2E TEMPORARIES
	FILE FILE LDX	ITH THE ES	VALUE IN REGISTER A
	B EQ L D Y	FILPRT #0	ISTART AT INDEX 0
FILLP	STA INY BNE	(TADDR),Y FILLP	STORE THE VALUE INCREMENT TO NEXT LOCATION BRANCH IF NOT DONE WITH THIS PAGE

ARRAY OPERATIONS

412

ADDR+1 TADDR+1

LDY STY LDY STY

ITEMPS:

ADDR TADDR

LEN+1 TLEN+1

LDY STY LDY STY RTS

LEN

¡ENTRY: ADDR IS BEGINNING ADDRESS;
¡EN IS NUMBER OF BYTES;
¡EXIT; TADDR IS SET TO ADDR
¡ TLEN IS SET TO LEN
¡ REGISTERS USED: Y,P

INCREMENT HIGH BYTE OF TEMPORARY ADDRESS DECREMENT PAGE COUNT BRANCH IF NOT DONE WITH FILL	REGISTER Y IS SET TO SIZE OF LAST PAGE	, CONTINUE	ICOMPARE MEMORY AGAINST THE VALUE IN REGISTER A JSR ITEMPS IINITIALIZE TEMPORARIES	THE VALUE IN REGISTER A FIRST START AT INDEX 0 CAN THE STORED VALUE BE READ BACK ? NO, EXIT INDICATING ERROR INCREMENT TO NEXT LOCATION BRANCH IF NOT DONE WITH THIS PAGE INCREMENT HIGH BYTE OF TEMPORARY ADDRESS BRANCH IF NOT DONE WITH FILL	
INC TADDR+1 DEX BNE FILLP	FILL PARTIAL PAGE LDX TLEN LDY #0	STA (TADDR),Y INY DEX BNE FILLPI	;COMPARE MEMORY AGAINS JSR ITEMPS	COMPARE MEMORY WITH T COMPARE FULL PAGES F LDX TLEN+1 LDY #0 CMP (TADDR), Y BNE CMPER BNE CMPER BNE CMPLP BNE TADDR+1 BNE TADDR+1 BNE CMPLP BNE CMPLP BNE CMPLP BNE CMPLP BNE CMPLP BNE CMPLP	
_	FILPRT:		; CMPARE; J	CMPLP: C.	CMPPRT:

REGISTERS USED: ALL TADDR+1 TADDR DATA SECTION TAX TYA CCLC ADC TAY LDA ADC SEC RTS ERROR: JCAN THE STORED VALUE BE READ BACK JNO, EXIT INDICATING ERROR REGISTER Y * SIZE OF PARTIAL PAGE INDICATE NO ERROR CONTINUE COMPARE THE LAST PARTIAL PAGE LDX TEEN

(TADOR), Y CMPER

CMP

CMPLP1:

LDX

CMPLP1

BNE

FOUTIVE: ERROR
FURPOSE: SET UP THE REGISTERS FOR AN ERROR EXIT
FURPOSE: SET UP THE REGISTERS FOR AN ERROR EXIT
FURPOSE: SET UP THE REGISTER A IS EXPECTED BYTE
FEATT REGISTER X IS SET TO EXPECTED BYTE
REGISTER A IS SET TO HIGH BYTE OF THE ADDRESS CONTAINING THE ERROR
CARRY FLAG IS SET TO 1 REGISTER A = HIGH BYTE OF ERROR LOCATION ; INDICATE AN ERROR BY SETTING CARRY TO 1 REGISTER Y = LOW BYTE OF ERROR LOCATION 1REGISTER X = EXPECTED BYTE 1GET INDEX 3ADDRESS OF ERROR = BASE + INDEX JADDRESS OF FIRST ELEMENT ILENGTH ;TEMPORARY LENGTH SAMPLE EXECUTION BLOCK BLOCK BLOCK LEN: TLEN: ADDR:

> 化放性性性性性性性性性性性性性性性性性性性性性性性性性性性性 ROUTINE: ITEMPS
> PURPOSE: INITIALIZE TEMPORARIES

ERROR

JSR RTS

CMPER

CLC

CMPOK;

414 ARRAY OPERATIONS

SC0907 RAMTST 2000H ADR+1 52+1 ADR WORD WORD END. LLDA PHA PHA PHA LDA PHA LDA PHA JSR BRK SC0907: ADR S2

PUSH HIGH BYTE OF STARTING ADDRESS PUSH LOW BYTE OF STARTING ADDRESS PUSH HIGH BYTE OF LENGTH PUSH LOW BYTE OF LENGTH CARRY FLAG SHOULD BE 0 PROGRAM

Jump Table (JTAB)

ಹ

addresses are stored in the usual 6502 style TABLE. The size of the table (number of must be less than or equal to 128. If the index is greater than or equal to LENSUB, the program returns control immediately with the (less significant byte first), starting at address addresses) is a constant LENSUB, which from a table according to an index. The Transfers control to an address selected Carry flag set to 1.

returns control with the Carry flag set. If it is not, the program obtains the starting address the table (LENSUB). If it is, the program index is greater than or equal to the size of Procedure: The program first checks if the

Registers Used: A. P

Execution Time: 31 cycles overhead, besides the time required to execute the subroutine.

Program Size: 23 bytes plus 2. LENSUB bytes for the table of starting addresses, where LENSUB is the number of subroutines.

Special Case: Entry with (A) greater than or equal to LENSUB causes an inimediate exit with Carry flag set to 1. Data Memory Required: Two bytes anywhere in RAM (starting at address TMP) to hold the indirect address obtained from the table.

of the appropriate subroutine from the tabl stores it in memory, and jumps to indirectly.

Entry Conditions

(A) = index

Exit Conditions

transferred to appropriate subroutine as if at indexed call had been performed. The return are return with Carry = 1. Otherwise, contro If (A) is greater than LENSUB, an immedi address remains at the top of the stack.

Example

LENSUB (size of subroutine table) = 03. Table consists of addresses SUBO, SUBI, Duta:

and SUB2.

Index = (A) = 02

Control transferred to address SUB2 (PC = SUB2). Result:

ζΛ
AFION
OPER/
ARRAY
ဖ
4

·= •= •= •=	Title Name:		Jump table JTAB
Design days and	Purpose:		Given an index, jump to the subroutine with ; that index in a table ;
	Entry:		Register A is the subroutine number 0 to ; ; LENSUB-1, the number of subroutines, ; LENSUB must be less than or equal to ; 128.
An 40 TA TO 00 1	Exit:		If the routine number is valid then secute the routine else CARRY flag equals l
~ ~ .	Registers	rs used:	A,P
	Time:		31 cycles plus execution time of subroutine ;
844 844 874 244	Size:		Program 23 bytes plus size of table (2*LENSUB); Data 2 bytes
1 1 T B B 1			
	CMP BCS ASL	#LENSUB JTABER A	BRANCH IF REGISTER A IS TOO LARGE; MULTIPLY VALUE BY 2 FOR WORD-LENGTH INDEX
	LDA STA	TABLE, Y TMP	MOVE STARTING ADDRESS TO TEMPORARY STORAGE
	LDA STA JMP	TABLE+1, Y TMP+1 (TMP)	Y ;JUMP INDIRECTLY TO SUBROUTINE
JTABER:	SEC		INDICATE A BAD ROUTINE NUMBER
LENSUB	. EQU	e	
19981	. WORD	SUB1 SUB2 SUB3	;ROUTINE 0 ;ROUTINE 1 ;ROUTINE 2
TMP	, BLOCK	2	JTEMPORARY ADDRESS. TO JUMP INDIRECT THROUGH

JTHREE SUBROUTINES WHICH ARE IN THE JUMP TABLE SUB1: SAMPLE EXECUTION <u>~</u> 7 LDA LOA LOA SUB3: SUB2:

;
¡PROGRAM SECTION
SC0908:

EXECUTE ROUTINE 2, REGISTER A EQUALS 3 ;EXECUTE ROUTINE 0, REGISTER A EQUALS 1 EXECUTE ROUTINE 1, REGISTER A EQUALS 2 FERROR CARRY FLAG EQUALS 1 LLOOP FOR MORE TESTS SC0908 #3 JTAB #2 JTAB #1 JTAB LDA JSR BRK LDA JSR BRK LDA JSR LDA JSR LDA JSR

PROGRAM

GN3.

Read a Line of Characters from a Terminal (RDLINE)

10A

Reads ASCII characters from a terminal and saves them in a buffer until it encounters minal if the buffer becomes full. Echoes to the terminal each character placed in the rol characters Control H (08 hex), which deletes the character most recently entered which deletes all characters in the buffer. Sends a bell character (07 hex) to the tera carriage return character. Defines the coninto the buffer, and Control X (18 hex),

RDLINE assumes the existence of the following system-dependent subroutines: before exiting.

buffer. Sends a new line sequence (typically

carriage return, line feed) to the terminal

- 1. RDCHAR reads a single character from the terminal and places it in the accumulator.
- 2. WRCHAR sends the character in the accumulator to the terminal
- 3. WRNEWL sends a new line sequence (typically consisting of carriage return and ine feed characters) to the terminal,

These subroutines are assumed to change the contents of all the user registers.

RDLINE is intended as an example of a ypical terminal input handler. The specific control characters and I/O subroutines in a real system will, of course, be computerdependent. A specific example in the listing describes an Apple II computer with the ollowing features:

reads a character from the keyboard is FD0C16. This routine returns with bit 7 set, 1. The entry point for the routine that so that bit must be cleared for normal ASCII operations

1981.

Registers Used: All

Execution Time: Approximately 67 cycles to place an ordinary character in the buffer, not considering the execution time of either RDCHAR

Program Size: 138 bytes

Data Memory Required: Four bytes anywhere in RAM plus two bytes on page 0. The four bytes anywhere in RAM hold the buffer index (one byte at address BUFIDX), the buffer length (one byte at address BUFLEN), the count for the backspace routine (one byte at address COUNT), and the index for the backspace routine (one byte at address INDEX). The two bytes on page 0 hold a pointer to the input buffer (starting at address BUFADR, 00D016 in the fisting).

Special Cases:

- Control X (delete the entire line) when there is 1. Typing Control H (detete one character) or nothing in the buffer has no effect on the buffer and does not cause anything to be sent to the termina
- 2. If the program receives an ordinary character when the buffer is full, it sends a Bell cards the received character, and continues its character to the terminal (ringing the bell), disnormal operations.
- 2. The entry point for the routine that sends a character to the monitor is FDED,6. This routine requires bit 7 of the character (in the accumulator) to be set.
- issues the appropriate new line character (a 3. The entry point for the routine that carriage return) is FD8E16.

4. An 08₁₆ character moves the cursor left

computer is L. Poole et al., Apple II User's A standard reference describing the Apple II Guide, Berkeley: Osborne/McGraw-Hill, one position.

and sends a backspace string (consisting of if there is anything in the buffer. In response to Control X, the program repeals the Procedure: The program first reads a exits if the character is a carriage return. If gram checks for the special characters Conirol If and Control X. In response to Control H, the program decrements the buffer index cursor left, space, cursor left) to the terminal character using the RDCHAR routine and he character is not a carriage return, the pro-

Before exiting, the program sends a new h character in the buffer, echoes it to the 1 minal, and adds one to the buffer indbuffer is full, the program sends a h response to Control H until it empties t gram checks to see if the buffer is full. If i buffer. If the character is not special, the p character to the terminal and continues the buffer is not full, the program stores sequence to the terminal using WRNEWL routine.

Entry Conditions

Exit Conditions

(X) = Number of characters in the buffe

(A) = More significant byte of starting address of buffer

(Y) = Less significant byte of starting address of buffer

(X) = Length (size) of the buffer in bytes.

es
虿
Ξ
\subseteq
œ
×

I. Data:	Line (from keyboard is 'ENTERcr'	The sequence of operations is as follows:	perations is as follo	OWS:
Resuft:	Buffer index = 5 (length of line)	Character	Initial	Final
	Buffer contains 'ENTER'	lyped	paller	
	ENTER' echoed to terminal, followed by	Q	empty	i i
	the new line sequence (typically either car-	Σ	'd'	, M Q,
	riage return, line feed or just carriage	Control H	.DM.	a,
	return)	z	,α .	, NQ,
	Note that the Cr (caringe setum)	control X	,NQ,	empty
	Character does not appear in the contract	ш	empty	įπ
2. Data:	Line (from keyboard) is 'DMcontroll'IN	z	ந்	EN,
	controlXEN1 E1 controll1 KCI		EN,	·ENT,
Result	Buffer index - 5 (length of actual line)	. ел	·ENT,	ENT.
	Buffer contains 'ENTER'	ı ⊢	· ENTE.	ENTE
	'ENTER' echoed to terminal, followed by	Control H	·ENTET'	ENTE
	the new line sequence (typically entire) car.	~	ENTE.	ENT
	return)	5	ENTER'	·ENT

ER, ER,

What has happened is the following:

a. The operator types 'D', 'M'

b. The operator recognizes that 'M' is incorrect (should be 'N'), types control H to delete it, and types

c. The operator then recognizes that the initial 'D' is incorrect viso (should be 'E'). Since the character to be

deleted is not the latest one, the operator types control X to delete the entire line, and then types 'ENTET'.

d. The operator recognizes that the second 'T' is incorrect (should be 'R'), types control H to delete it, and types 'R' e. The operator types a carriage return to conclude the line.

BRANCH IF NOT ; YES IT IS FULL, RING THE TERMINAL'S BELL DELETE A CHARACTER GONTIL BUFFER IS EMPTY CARRIAGE RETURN KEYBOARD CHARACTER;SPACE CHARACTER;BELL CHARACTER TO RING THE BELL ON THE TERMINAL ;SAVE HIGH BYTE OF INPUT BUFFER ADDRESS;SAVE LOW BYTE OF INPUT BUFFER ADDRESS;SAVE MAXIMUM LENGTH BRANCH IF NOT BACKSPACE CHARACTER IL BACKSPACE, BACK UP ONE CHARACTER THEN START READ LOOP AGAIN BRANCH IF NOT DELETE LINE CHARACTER READ A CHARACTER FROM THE KEYBOARD DODES NOT ECHO CHECK FOR DELETE LINE CHARACTER AND DELETE LINE IF FOUND THEN GO READ THE NEXT CHARACTER THEN CONTINUE THE READ LOOP READ CHARACTERS UNTIL A CARRIAGE RETURN OCCURS JCHECK FOR CARRIAGE RETURN AND EXIT IF FOUND CMP #CRKEY FOR BACKSPACE AND BACK UP IF FOUND IS BUFFER FULL? CHECK IF BUFFER IS FULL
I IF NOT FULL STORE CHARACTER AND ECHO INITIALIZE BUFFER INDEX TO ZERO NOT A SPECIAL CHARACTER SAVE PARAMETERS *DELKEY WRCHAR RDLOOP RDLP1 BACKSP RDLOOP BUFADR BUF I DX BUFLEN BACKSP RDLOOP RDCHAR BUFIDX BUFIDX BSKEY ROLP2 BELL STRCH 0DH 020H 07H READ LOOP CHECK 0000 LDY CPY BCC LDA JSR JMP CMP LDA LDA BEQ STY JSR JSR JMP BNE RDLOOP: RDLINE: RDLP1: RDLP2; CRKEY SPACE BELL DEL1; INIT:

STORE THE CHARACTER ; ECHO CHARACTER TO TERMINAL

(BUFADR), Y WRCHAR

STA

STRCH:

						· · · · · · · · · · · · · · · · · · ·		
Read line RDLINE	Read characters from the input device until a carriage return is found. RDLINE defines the following control characters: Control H Delete the previous character. Control X Delete all characters.	Register A = High byte of buffer address Register Y = Low byte of buffer address Register X = Length of the buffer	Register $X = Number of characters in the buffer$	A11	Not applicable.	Program 138 bytes Data 4 bytes plus 2 bytes in page zero	INPUT BUFFER ADDRESS	;DELETE LINE KEYBOARD CHARACTER ;BACKSPACE KEYBOARD CHARACTER
	·· •			ers used:			VTER UDOH	018H 08H
Title Name:	Pur pose:	Entry:	Exit:	Registers	Time:	Size:	PAGE ZERO POINTER BUFADR .EQU UD	.s .EQU
ra sa ra sa	for the den den den de					- 12 22 34 34 34	PAGE ZI BUFADR	; EQUATES DELKEY BSKEY

;SET BIT 7;APPLE MONITOR CHARACTER OUTPUT ROUTINE PURPOSE: ISSUE THE APPROPRIATE NEW LINE CHARACTER OR CHARACTERS, NORMALLY, THIS IS A CARRIAGE RETURN AND LINE FEED, BUT SOME COMPUTERS (SUCH AS APPLE II) REQUIRE ONLY A CARRIAGE RETURN. ;APPLE MONITOR READ KEYBOARD;ZERO BIT 7 ;INCREMENT BUFFER INDEX ;THEN CONTINUE THE READ LOOP RETURN THE LENGTH IN X ROUTINE: RDCHAR PURPOSE: READ A CHARACTER BUT DO NOT ECHO TO OUTPUT DEVICE ;ENTRY: NONE ;EXIT: REGISTER A = CHARACTER PURPOSE: WRITE A CHARACTER TO THE OUTPUT DEVICE FENTRY: REGISTER A = CHARACTER FOLLOWING SUBROUTINES ARE SYSTEM SPECIFIC, APPLE II WAS USED IN THESE EXAMPLES. ;EXIT SEQUENCE ;ECHO NEW LINE SEQUENCE (USUALLY CR,LF) ;GET LENGTH OF BUFFER 我在他的我就在我也我们也有些我们就有什么我们我们我们也不会也是没有的我们的我们们也会的话, ;REGISTERS USED: ALL 他们我的她就也没有我也想有有我有我也有我的我们我我们我就是我们我我也再想的! RETURN EXIT: REGISTER A = CHARACTER ; REGISTERS USED: ALL 0FD0CH #0111111B #160000000B 0FDEDB WRNEWL BUFIDX RDLOOP ROUTINE: WRCHAR ROUTINE: WRNEWL NONE ENTRY: NONE JSR AND RTS JSR LDX RTS ORA JSR RTS RDC11A 2: WRCHAR: EXITED: EXIT:

INDEX TO NEXT AVAILABLE CHARACTER IN BUI UBH ;CHARACTER WHICH MOVES CURSOR LEFT ONE LOCATION 3 ;LENGTH OF BACKSPACE STRING CSRLFT, SPACE, CSRLFT EXIT IF ALL CHARACTERS HAVE BEEN SENT COUNT = LENGTH OF BACKSPACE STRING ECHO CARRIAGE RETURN AND LINE FEED ;INDEX * INDEX TO FIRST CHARACTER RETYPE RETYPE EXIT IF NO CHARACTERS IN BUFFER ROUTINE: BACKSP ;PURPOSE: PERFORM A DESTRUCTIVE BACKSPACE ;EURPY: BUFIDX = INDEX TO NEXT AVAILABLE LOCATION IN BUFFER ;EXIT: CHARACTER REMOVED FROM BUFFER ;REGISTERS USED: ALL BUFFER LENGTH COUNT FOR BACKSPACE AND INDEX FOR BACKSPACE AND DECREMENT BUFFER INDEX; DECREMENT BUFFER INDEX GET NEXT CHARACTER IS NOT EMPTY SO DECREMENT BUFIDX ; DECREMENT BACKSPACE STRING CHECK FOR EMPTY BUFFER BSSTRG, Y COUNT BSLOOP EXITBS LENBSS WRCHAR BUFIDX INDEX INDEX INDEX OFDBEH COUNT COUNT BUFFER OUTPUT BLOCK BLOCK .EQU .EQU .BYTE BEQ LDX LDA JSR INC DEC RTS 9.60 STA STA ď JSR LDA BUFIDX: LENBSS: BSSTRG: COUNT: INDEX: EXITBS: BSLOOP: CSRLFT KRNEML: BACKSP: DATA

SAMPLE EXECUTION:

TUPLIT/OUTPUT

BRANCH IF THERE ARE MORE CHARACTERS TO SEND ; IF NOT ISSUE NEW LINE (CR, LF) STORE NUMBER OF CHARACTERS IN THE BUFFER COUTPUT PROMPT (QUESTION MARK) LENGTH OF INPUT BUFFER DEFINE THE INPUT BUFFER ADDRESS OF INPUT BUFFER GET THE NEXT CHARACTER OUTPUT IT DECREMENT LOOP COUNTER GET THE BUFFER LENGTH AND START OVER READ A LINE COUNTER INDEX ADRBUF +1 ADRBUF #LINBUF RDLINE IDX INBUFF,Y WRCHAR I DX CNT TLOOF WRNEWL SC1001 WRCHAR TL00P1 INBUFF LINBUF # 0 I DX CNT CNT LINE ADRBUF: .WORD LINBUF: .EQU INBUFF: .BLOCK . BLOCK BLOCK READ ; ECHO DATA SECTION STX BAE JSR JMP LEDY LEDA JSR INC DEC KDX LDX STA LDA TLOOP1; SCluu1: TLOOP; IDX: CNT:

Write a Line of Characters to an Output Device (WRLINE)

10

computer-dependent. The specific example as an example of a typical output driver. The specific I/O subroutines will, of course, be described is the Apple II computer with the using the computer-dependent subroutine WRCHAR, which writes the character in the accumulator on the output device. Continues until it empties a buffer with given length and starting address. This subroutine is intended Writes characters to an output device ollowing features:

RAM plus two bytes on page 0. The two bytes anywhere in RAM hold the buffer index (one byte at address BUFIDX) and the buffer length (one byte at address BUFLEN). The two bytes on

page 0 hold a pointer to the output buffer (starting at address BUFADR, 60D016 in the listing).

Data Memory Required: Two bytes anywhere in

Program Size: 37 bytes subroutine WRCIIAR)

Execution Time: 24 cycles overhead plus 25 cycles per byte (besides the execution time of

Registers Used: All

1. The entry point for the routine that sends a character to the monitor is FDED₁₆. 2. The character to be written must be placed in the accumulator with bit 7 set to 1. Procedure: The program exits immediately

if the buffer length is zero. Otherwise, the program sends characters to the output

A buffer length of zero causes an immediate exit with no characters sent to the output device.

Special Case:

emptied. The program saves all its tempor: data in memory rather than in registers avoid dependence on the WRCHAR routing device one at a time until the buffer

Entry Conditions

Exit Conditions

None

(A) - More significant byte of starting (Y) = Less significant byte of starting address of buffer address of buffer

PROGRAM

(X) = Length (size) of the buffer in bytes.

Example

Buffer contains 'ENTER' Buffer length - 5 Data:

'ENTER' sent to the output device. Result:

Write line ; ; ; wrLine ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	Write characters to the output device	Register A ~ High byte of buffer address ; Register Y ~ Low byte of buffer address ; Register X ~ Length of the buffer in bytes ;	ne		24 cycles overhead plus (25 + execution time of WRCHAR) cycles per byte ;	Program 37 bytes Data 2 bytes plus 2 bytes in page zero
Writ Wrli	Writ	Regi Regi Regi	None	A11	24 c (25	Prog Data
Title Name:	:asoding	Entry:	Exit:	Registers used: All	Time:	Size:

;OUTPUT BUFFER ADD	
JINTER UDOH	
;PAGE ZERO POINTER BUFADR , EQU (D)	

WRLINE:	

	S HIGH BYTE OF OUTPUT BUFFER ADDRESS	E LOW BYTE OF OUTPUT BUFFER ADDRESS	SAVE LENGTH	Γ IF LENGTH = 0
	; SAVE	; SAVE	SAVE	EXIL
	BUF ADR + 1	BUFADR	BUFLEN	EXIT
SAVE	STA	STY	STX	ВЕО

	INITIALIZE BUFFER INDEX TO ZERO	1 Z E	BUFFER	INDEX	ဥ	2 ERO	
	LDA) #					
	STA	BUFIDX	ρχ				
WRLOOP:							

		GET NEXT CHARACTER	;OUTPUT CHARACTER	INCREMENT BUFFER INDEX	JOECREMENT BUFFER LENGTH	BRANCH IF NOT DONE	
	BUFIDX	(BUFADR), Y	WRCHAR	BUFIDX	BUFLEN	WRLOOP	
TOOL:	CDY	LDA	JSR	INC	DEC	BNE	

EXIT:

; THE FULLOWING SUBROUTINES ARE SYSTEM SPECIFIC, THE APPLE II WAS USED IN THIS EXAMPLE.

我我也是我我的我也会想到她也有什么有什么,我们也会有什么的,我们也会的人,我们也会会会会会。

PURPOSE: WRITE A CHARACTER TO THE OUTPUT DEVICE FOURY: REGISTER A * CHARACTER ROUTINE: WRCHAR

EXIT: NONE REGISTERS USED: ALL

#1000000B OFDEDH JSR RTS

WRCHAR:

;SET BIT ?
;APPLE MONITOR CHARACTER OUTPUT ROUTINE

BUFIDX: BLOCK BUFLEN: BLOCK , DATA SECTION

;INDEX TO NEXT AVAILABLE CHARACTER IN BUFF;BUFFER LENGTH

SAMPLE EXECUTION:

..

; 33H * ADDRESS CONTAINING APPLE PROMPT CHARACTER ; 20UH * BUFFER ADDRESS LDA ; 20UH \$ 1.7" OR 80H ; 1.8E ? FOR PROMPT WITH BIT 7 SET STA 033H SC1002:

JUSE ? FOR PROMPT WITH BIT ? SET SET UP APPLE PROMPT CHARACTER ;CALL APPLE MONITOR GETLN ROUTINE ;RETURN LENGTH IN REGISTER X OF DEAH LDA STA JSR STX

;A = HIGH BYTE OF BUFFER ADDRESS; Y = LOW BYTE OF BUFFER ;X = LENGTH OF BUFFER; ;OUTPUT THE BUFFER; ;OUTPUT CARRIAGE RETURN VIA APPLE MONITOR THE LINE #02H WRLINE Ofdbeh LENGTH ; WRITE LDX JSR JSR LDA

, DATA SECTION LENGTH: . BLOCK

CONTINUE

SC1002

JMP

1 PROGRAM END.

Generate Even Parity (GEPRTY)

Generates even parity for a seven-bit a seven-bit character is a bit that makes the character and places it in bit 7. Even parity for total number of 1 bits in the byte even.

parity by counting the number of I bits in the tor. The counting is accomplished by shifting the data left logically and incrementing the count by one if the bit shifted into the Carry is 1. The least significant bit of the count is an even parity bit; the program concludes by Procedure: The program generates even seven least significant bits of the accumula-

bits of data are all zeros, so the execution time is shorter if the less significant bits are all zeros. Execution Time: 114 cycles maximum. Depends on the number of 1 bits in the data and how rapidly the series of logical shifts makes the data zero. The program exits as soon as the remaining Registers Used: A, F

Program Size: 39 bytes

Data Momory Required: One byte anywhere in RAM (at address VALUE) for the data.

shifting that bit to the Carry and then to bit 7 of the original data.

Exit Conditions Entry Conditions

Data in the accumulator (bit 7 is not used).

the Ξ. ~ ξ .⊑ Data with even parity accumulator.

Examples

 $(A) = 43_{16} = 01000011_2 (ASCILC)$ 2. Data: $(A) = 42_{16} = 01000010_2 \text{ (ASCII B)}$ l. Data:

Result: (A) = 42_{16} = 01000010_2 (ASCII B with bit cleared) Result

(A) = $C3_{16}$ = 11000011₂ (ASCII C with bit 7 set)

Even parity is 0, since 01000010₂ has an even number (2) of 1 bits.

Generate even parity GEPRTY Title Name: Generate even parity in bit 7 for a 7-bit character. Purpose:

Register A = Character

Entry:

10C

Register A = Character with even parity 114 cycles maximum 39 bytes 1 byte Program 39 Data 1 Registers used: A,F Time: Exit: Size:

GEPRTY:

;SAVE X AND Y REGISTERS
PHA
TXA
PHA
TYA SAVE THE DATA

THE NUMBER OF 1 BITS IN BITS O THROUGH 6 OF THE DATA #0 , INITIALIZE NUMBER OF 1 BITS TO ZERO THE DATA, NEXT BIT TO BIT ? GET DATA VALUE COUNT ASL DA

BRANCH IF THERE ARE MORE 1 BITS IN THE BYTE BRANCH IF NEXT BIT (BIT 7) IS 0 ; ELSE INCREMENT NUMBER OF 1 BITS A GELOOP VALUE GELOOP: SHFT:

BIT U OF NUMBER OF 1 BITS IS EVEN PARITY HOVE PARITY TO CARRY A Value TYA LSR LDA ROR STA

ROTATE ONCE TO FORM BYTE WITH PARITY IN BIT 7 A VALUE

RESTORE X AND Y AND EXIT

PLA TAY PLA TAX LDA RTS

GET VALUE WITH PARITY RETURN VALUE

,DATA SECTION VALUE: .BLOCK

TEMPORARY DATA STORAGE

SAMPLE EXECUTION:

430 INPUT.OUTPUT

GENERATE PARITY FOR VALUES FROM U..127 AND STORE THEM IN BUFFER SCHUOS:

	2	-	
	1.17	2	
SCILP:			
	TXA		
	JSR	GEPRITY	GENERATE EVEN PARITY
	STA	BUFFER, X	STORE THE VALUE WITH EVEN PARITY
	INX		
	CPX	# ROIL	
	BNE	SCILP	BRANCH IF NOT DONE
	BHK		
BUFFER	BUFFER BLOCK 128	128	

PROGRAM END.

Check Parity (CKPRTY)

101

even parity and to 1 if it has odd parity. A byte has even parity if it has an even number of 1 bits and odd parity if it has an odd num-Sets the Carry flag to 0 if a data byte has ber of 1 bits.

bits and 1 if the data byte contains an odd number of 1 bits. The program concludes by left logically and incrementing a count if the bit shifted into the Carry is 1. The program quits as soon as the shifted data becomes zero bits). The least significant bit of the count is 0 if the data byte contains an even number of 1 Procedure: The program counts the number of I bits in the data by shifting the data (since zero obviously does not contain any 1

Execution Time: 111 cycles maximum. Depends on the number of 1 bits in the data and how rapidly the series of logical shifts makes the data zero. The program exits as soon as the remaining bits of data are all zeros, so the execution time is shorter if the less significant bits are all zeros. Registers Used: A, F

Program Size: 25 byles

Data Memory Required: One byte anywhere in RAM (at address VALUE) for the data.

shifting the least significant bit of the cour to the Carry flag.

Entry Conditions

Exit Conditions

Data byte in the accumulator (bit 7 is included in the parity generation)

Carry = 0 if the parity of the data byte even, 1 if the parity is odd.

Examples

A) = 43_{16} = 01000011 ₂ (ASCILC)	Carry = 1, since 43 ₁₆ (01000011 ₂) has an odd number (3) of 1 bits.
2. Data:	Result:
1. Data: (A) = 42 ₁₆ = 01000010 ₂ (ASCII B)	Result: Carry = 0, since 42_{16} (01000010 ₂) has an even number (2) of 1 bits.
1. Data:	Result:

A) = 43_{16} = 01000011₂ (ASCILC)

Register A = Byte with parity in bit 7 Carry = 0 if parity is even. Carry = 1 if parity is odd. Check parity of a byte 111 cycles maximum Program 25 bytes Data l byte Check parity CKPRTY Registers used: A,F Purpose: Entry: Time: Title Name: Exit: Size:

STA VALUE CKPRTY:

;SAVE REGISTERS X AND Y TXA PHA TYA PHA #0 VALUE SHFT

BERNCH IF NEXT BIT = 0 (BIT 7)
FELSE INCREMENT NUMBER OF 1 BITS
SHIFT NEXT BIT TO BIT 7
CONTINUE UNTIL ALL BITS ARE 0 A CKLOOP BPL INY ASL BNE CKLOOP:

SHFT:

CARRY FLAG = LSB OF NUMBER OF 1 BITS <

RESTORE REGISTERS X AND Y AND EXIT

DATA BYTE .BLOCK 1 VALUE

SAMPLE EXECUTION:

;CHECK PARITY FOR VALUES FROM 0..255 AND STORE THEM IN BUFFER;BUFFER[VALUE] = 0 FOR EVEN PARITY;BUFFER[VALUE] = 1 FOR ODD PARITY SC1004:

CKPRTY scrp:

CHECK PARITY

BUFFER, X

GET PARITY TO BIT 0
1STORE THE PARITY
7INCREMENT VALUE
1CONTINUE THROUGH ALL THE VALUES

SC1004 SCLP STA INX BNE BRK JAP

256 BLOCK BUFFER

PROGRAM END.

CRC-16 Checking and Generation (ICRC16, CRC16) 10E

Generates a 16-bit cyclic redundancy check (CRC) based on the IBM Binary Synchroneus Communications (BSC or Bisyne) ICRC16 initializes the CRC to 0 and the protocol. Uses the polynomial X18 + X15 + polynomial to the appropriate bit pattern. The entry point CRC16 combines the previous CRC with the CRC generated from the next byte of data. The entry point GCRC16 $X^2 + 1$ to generate the CRC. The entry point returns the CRC.

Procedure: Subroutine ICRC16 initializes appropriate value (one in each bit position corresponding to a power of X present in the CRC16 leaves the CRC in memory locations the CRC to zero and the polynomial to the polynomial). Subroutine CRC16 updates the CRC according to a specific byte of data. It updates the CRC by shifting the data and the CRC left one bit and exclusive-ORing the nisicant bit of the CRC is 1. Subroutine CRC (less significant byte) and CRC+1 (more significant byte). Subroutine GCRC16 CRC with the polynomial whenever the exclusive-OR of the data bit and the most sig-

Registers Used:

Ą None 1. By ICRC16; By CRC16; A, F, Y

By GCRC16:

Execution Time:

302 cycles minimum if no 1 28 cycles 1. For ICRC16: For CRC16:

bits are generated and the polynomial and the CRC never have to be EXCLUSIVE-ORed. 19 CRC must be EXCLUSIVE-Oked. Thus, the maximum execution time is 302 + 19.8 = 454 extra cycles for each time the potynomial and the cycles.

3. For GCRC16: 14 cycles

Program Size:

1. For ICRC16: 19 bytes

7 bytes 53 bytes 3. For GCRC16: 2. For CRC16:

address PLY), and the data byte (one byte at address VALUE). Data Memory Required: Five bytes anywhere in RAM for the CRC (two bytes starting at address CRC), the polynomial (two bytes starting at

significant byte) and index register Y (less oads the CRC into the accumulator (more significant byte)

Entry Conditions

- 1. For ICRC16: none
- (less significant byte) and CRC+1 (more significant byte), CRC polynomial in memory 2. For CRC16: data byte in the accumulator, previous CRC in memory locations CRC

locations PLY (less significant byte) and PLY+1 (more significant byte)

tions CRC (less significant byte), and 3. For GCRC16: CRC in memory loca-CRC+1 (more significant byte).

Exit Conditions

- CRC polynomial in memory locations PLY 1. For ICRC16: zero (initial CRC value) in memory locations CRC (less significant (less significant byte) and PLY+1 (more sigbyte) and CRC+1 (more significant byte) nificant byte)
- 2. For CRC16: CRC with current data byte included in memory locations CRC (less

significant byte) and CRC+1 (more significant cant byte)

3. For GCRC16: CRC in the accumulate (more significant byte) and index register (less significant byte).

Examples

Call ICRC16 to initialize the polynomial and start the 1. Generating a CRC.

CRC at zero.

Call CRC16 to update the CRC for each byte of data for which the CRC is to be generated.

Call GCRC16 to obtain the resulting CRC (more significant byte in A, less significant byte in Y).

2. Checking a CRC.

Call ICRC16 to initialize the polynomial and start the

Call CRC16 to update the CRC for each byte of data (including the stored CRC) for checking.

nificant byte in A, less significant byte in Y). If there were no errors, both bytes should be zero. Call GCRC16 to obtain the resulting CRC (more sig-

being used. To change the polynomic depends on the particular CRC polynomic requires only a change of the data thi ICRC16 loads into memory locations PL (less significant byte) and PLY+1 (more signifies Note that only subroutine ICRC1 nificant byte)

Reference

Communications, Digital Equipment Corp., Maynard, Mass., 1977. This book contains J.E. McNamara, Technical Aspects of Data explanations of CRC and the various communications protocols.

based on the following polynomial: (indicates "to the power") 10 Call ICRC16 to initialize the CRC to, 0; 21 Call ICRC16 to initialize the CRC to, 0; 32 Call CRC16 for each byte of data for 33 Call CRC16 for each byte of data for 34 Call CRC16 to get the resulting CRC, 35 It should then be appended to the data, 36 Call CRC16 to initialize the CRC, 37 Call CRC16 to initialize the CRC, 38 To check a CRC, 39 Call CRC16 to initialize the CRC, 30 Call CRC16 to obtain the CRC, 31 Call CRC16 to obtain the CRC, 32 Call CRC16 to obtain the CRC, it will; 33 Call CRC16 to obtain the CRC, it will; 34 Call CRC16 to obtain the CRC, it will; 36 Call CRC16 to obtain the CRC, it will; 36 Call CRC16 to obtain the CRC, it will; 37 Call CRC16 to obtain the CRC, it will; 38 Call CRC16 to obtain the CRC, it will; 39 Call CRC16 to obtain the CRC, it will; 30 Call CRC16 to obtain the CRC, it will; 30 Call CRC16 and CRC11 updated 31 Register A = Data byte 32 Call CRC16 and it are generated, 34 Cycles minimum if no l bits are generated, 36 CALP INTIL CRC16 37 CALD INTIL CRC16 38 CACLP II CRC16 39 CACLP II I bits are generated, 30 Cycles minimum if all l bits are generated, 30 CACLP II CRC16 31 CALL II I bits are generated, 31 CALL II I bits are generated, 32 CACLP II II I bits are generated, 34 Cycles minimum if all l bits are generated, 36 CACLP II II I bits are generated, 37 CACLP II II I bits are generated, 38 CACLP II II I bits are generated, 39 CACLP II II I bits are generated, 30 CACLP II II I bits are generated, 30 CACLP II II II I bits are generated, 31 CACLP II

SAVE THE DATA BYTE STA VALUE

CRC16:

SAVE ALL REGISTERS PHP

TYA TYA PHA TXA

MOVE BIT 7 TO CARRY
MOVE CARRY TO BIT 7
MASK OFF ALL OTHER BITS
SEXCLUSIVE OR BIT 7 WITH BIT 16 OF THE CRC
SHIFT CRC LEFT 1 BIT (FIRST THE LOW BYTE,
THEN THE HIGH BYTE)
BRANCH IF THE MSB OF THE CRC IS 1 EXCLUSIVE OR LOW BYTE WITH THE POLYNOMIAL ;PLY = 8005H ;8005H IS FOR X^16+X^15+X^2+1 ; (1 IN EACH POSITION FOR WHICH A POWER BRANCH IF NOT DONE WITH ALL 8 BITS IS 1 SO EXCLUSIVE-OR THE CRC WITH THE POLYNOMIAL ; SAVE CRC HIGH IN Y STORE THE HIGH BYTE OF THE CRC APPEARS IN THE FORMULA) DO HIGH BYTE ALSO HROUGH EACH BIT GENERATING THE CRC #8 IALIZE CRCHI, CRCLO, PLYHI, PLYLO CRC = 0 RE THE REGISTERS AND EXIT D POLYNOMIAL INITIALIZED 1000000B CRCLP1 #80H PLY+1 #0 CRC CRC+1 #5 PLY CRCLP VALUE CRC+1 PLY+1 CRC+1 LDA STA RTS STA STA CDA

HIGH BYTE OF CRC FIRST THEN LOW BYTE OF CRC

GET RESULTING CRC

438 INPUT/OUTPUT

CHECK THE CRC BY GENERATING IT AGAIN JSR ICRC16 LDX #0 JALSO INCLUDE STORED CRC IN CHECK
LDA CRCVAL+1
JSR CRC16
LDA CRCVAL
JSR CRC16
JTHEN LOW GCRC16 SC1005 CRC 1-6 CHKLP CRCVAL: BLOCK END. TXA ISB INX BNE JSR BRK JMP CHKLP: THE CRC SHOULD BE ZERO IN REGISTERS A AND Y DATA BYTE;CRC VALUE;POLYNOMIAL VALUE USED TO GENERATE THE CRC CHECK CRC BY GENERATING IT FOR DATA ;SAVE CRC HIGH BYTE IN REGISTER X ;INITIALIZE AGAIN GENERATE A CRC FOR THE VALUES PROM 0..255 AND CHECK IT JSR ICRC16 LDX #0 ; AND THE STORED CRC ALSO GENERATE A CRC FOR A VALUE OF 1 AND CHECK IT BRANCH IF NOT DONE GET RESULTING CRC; AND SAVE IT ;A = HIGH BYTE;Y = LOW BYTE GET NEXT BYPE; UPDATE CRC GENERATE CRC 我有我的有关我们的有我们的有效的现在分词有效的的现在分词 医克里克氏性皮肤炎 " EXIT: RECISTER A = CRC16 HIGH BYTE REGISTER Y = CRC16 LOW BYTE RECISTERS USED: A,F,Y SAMPLE EXECUTION: GCRC16 CRCVAL+1 CRCVAL CRC16 GCRC16 CRC16 GCRC16 ICRC16 CRC16 CRC+1 CRC CRC16 CRC16 CRC16 GENEP .BLOCK .BLOCK .BLOCK LDA LDY RTS JSR JSR JSR JSR JSR JSR JSR JSR JSR BRK JSR INX IXA GCRC16; SC1005; VALUE: CRC: PLY: GENLP:

independent manner using I/O control blocks and an I/O device table. The I/O device table consists of a linked list; each entry contains a link to the next entry, the device number, and starting addresses for routines that initialize the device, determine its input status, read data from it, determine its output status, and write data to it. An I/O control block is an array containing the device number, the operation number, device status, the starting address of the device's buffer, and the length of the device's buffer. The user must provide IOHDLR with the address of an appropriate I/O control block and the data if only one byte is to be written, IOHDLR will return a copy of the status byte and the data if only one byte is Performs input and output in a deviceThis subroutine is intended as an example of how to handle input and output in a table must be constructed using subroutines INITIO, which initializes the device list to empty, and ADDDL, which adds a device to the list. A specific example for the Apple II sets up the Apple II console as device I and the printer as device 2; a test routine reads a device-independent manner. The 1/O device line from the console and echoes it to the console and the printer.

determine which device to use and how to A general purpose program will perform input or output by obtaining or constructing an I/O control block and then calling IOHDLR. Subroutine IOHDLR will then transfer control to its I/O driver by using the I/O device table.

Procedure: The program first initializes the status byte to zero, indicating no errors. It

₹

1. By JOHDRL:

By ADDDL:

Execution Time

59 cycles for each unsuccessful match of a device 1. For IOHDLR: 93 cycles overhead plus

3. For ADDDL: 48 cycles 2. For INITL:

Program Size

1. For IOHDLR: 101 bytes

9 bytes For INITL: 3. For ADDDL: 21 bytes

at address OPADR) and the X register (one byte at address SVXREG). The six bytes on page 0 hold the starting address of the I/O control block (two bytes starting at address IOCB), the head of the list of devices (two bytes starting at address Data Memory Required: Three bytes anywhere in RAM plus six bytes on page 0. The three bytes anywhere in RAM hold an indirect address used to vector to an I/O subroutine (two bytes starting device table entry (two bytes starting at address DVLST), and the starting address of the current CURDEV

it does not find a match in the table, it exits with an appropriate error number in the valid operation and transfers control to the appropriate routine from the entry in the control back to the original calling routine. If hen searches the device table, looking for status byte. If the program finds a device with he proper device number, it checks for a device table. That routine must then transfer per is too large or the starting address for the routine is zero), the program returns with an he device number in the I/O control block. If the operation is invalid (the operation numerror indication in the status byte.

Subroutine INITDL initializes the device Subroutine ADDDL adds an entry to the list, setting the initial link to zero.

list and setting its link field to the old head (device list, making its address the head of th

the list.

Entry Conditions

1. For IOHDLR:

(A) - More significant byte of starting address of input/output control block

(Y) = Less significant byte of starting (X) = Byte of data if the operation is to write address of input/output control block one byte.

2. For INITL:

3. For ADDDL;

(A) = More significant byte of starting address of a device table entry

of starting (Y) - Less significant byte address of a device table entry.

Exit Conditions

1. For IOHDLR:

(A) = 1/0 control block status byte if a error is found; otherwise, the routine exits to the appropriate I/O driver.

(X) = Byte of data if the operation is to read one byte.

2. For INITL:

Device list header (addresses DVLST and DVLST+1) cleared to indicate empty list.

3. For ADDDL:

Device table entry added to list.

Example

In the example provided, we have the following structure:

SZ	
OPERATIONS	
PER	
VPUT/OUTPUT	
Š	
Ž	

INPUT/OUTPUT CONTROL BLOCK

Contents	Device number	Operation number	Signal Transferred body of charles address	buffer	More significant byte of starting address or haffer	Less significant byte of buffer length	More significant byte of buffer length
Index	o -		۰ ,	n	4	\$	9
Operation	Initialize device	Determine input status	Read 1 byte from input device	Read N bytes from input device (normally	one tine) Determine output status	Write one byte to output device	Write N bytes to output device (normally one line)
Operation Number	0		2	~	*	~	9

	DEVICE TABLE ENTRY	12 More significant byte of starting addit
Index	Contents	
Ð	Less significant byte of link field (starting attdress of next element)	
	More significant byte of link field (starting address of next element)	
2	Device number	15 Less significant byte of starting addr output driver routine (N bytes or
~	Less significant byte of starting address of device initialization routine	16 More significant byte of starting addr outbut driver routine (N bytes or
4	More significant byte of starting address of device initialization routine	If an operation is irrelevant or unde
~	Less significant byte of starting address of input status determination routine	for a particular device (e.g., output a
9	More significant byte of starting address of input status determination routine	driver routine for a printer), the corres
ı	Less significant byte of starting address of input driver routine (read 1 byte only)	ing starting address in the device table be set to zero (i.e., 0000_{16}).
20 3	More significant byte of starting address of input driver routine (read 1 byte only)	STATUS VALUES
5	Less significant byte of starting address of input driver routine (N bytes or 1 line)	ę.
10	More significant byte of starting address of input driver routine (N bytes or 1 line)	Bad device number (no such device
=	Less significant byte of starting address of output status determination routing	2 Data available from input device, n operation for I/O

	Operation number Description Input status
Entry:	ster A = High byte of IOCB ster Y = Low byte of IOCB ster X = For write 1 byte cont to write, a buffer is
Balts	Register A = a copy of the IOCB status byte Register X = For read 1 byte contains the byte read, a buffer is not used. Status byte of IOCB is 0 if the operation was

Perform 1/O in a device independent manner. This can only be implemented by accessing all devices in the same way using a I/O Control Block (IOCB) and a device table. The routines here will allow the following operations:

Purpose:

I/O Device table handler IOHDLR

Title Name:

		completed success the error number.	successfully; otherwise it contains ; number.	
		Status value 0 1 2	Description No errors Bad device number Input data available, no such	
		£	operation Output ready	
	Registers used:	d: All		
	Time:	93 cycles mini device in the device.	minimum plus 59 cycles for each . ; the list which is not the requested ; ;	
	Size:	Program 131 bytes Data 3 bytes p 6 bytes i	tes plus s in page zero	
			••	
CBDN:	AD DEVICE TABLE	EQUATES	gounta	
BOP:		OPERATI	NUMBER	
CBBA:		; IOCB BUFFER ADDRESS	ORESS	
CBBL: NK:	. EQU 5	IOCB BUFFER LI	LENGTH	
 20			LINA FIELD DEVICE NUMBER	
	.EQU 3	BEGINNING OF 1	EVICE TABLE SUBROUTINES	
PERATI	PERATION NUMBERS			
10.	. EQU 7	INUMBER OF OPERATIONS	ATIONS	
 E-4	. EQU 0	; INITIALIZATION		
'AT	•	INPUT STATUS		
3YTE:	.EQU 2			
YTE:	. EQU 3			
CAT:	. EQU 4	51 E		
YTE:	. 500 . 500 . 500	WRITE 1 BYTE		

		r i				013	NUMBER	BECINNING OF DEVICE TABLE SUBROUTINES												ADDRESS OF A LIST OF DEVICES	STARTING ADDRESS OF THE CURRENT DEVICE TABLE ENTRY
	NUMBER	IOCB OPERATION NUMBER		IOCB BUFFER ADDRESS	LENGTH	DEVICE TABLE LINK FIELD	DEVICE TABLE DEVICE NUMBER	DEVICE		NUMBER OF OPERATIONS	NO			••	S		S		ADDRESS OF THE 10CB	LISTOR	RESS OF
,,	IOCB DEVICE NUMBER	OPERATI	STATUS	BUFFER	IOCB BUFFER LENGTH	E TABLE	E TABLE	INING OF		SR OF OF	INITIALIZATION	INPUT STATUS	READ 1 BYTE	READ N BYTES	OUTPUT STATUS	WRITE 1 BYTE	WRITE N BYTES		SS OF 1	SS OF A	ING ADD
EQUATES	; IOCB	; IOCB	; roca	; IOCB	HOCB	DEVIC	DEVIC	BEGIN		; NUMB	INITI	LUTNI	READ	READ	:OUTPU	: WRITE	, WRITE		: ADDR	ADDRE	START
IOCB AND DEVICE TABLE EQUATES	9		7	٣	2	0	7	m	ERS	7	0	-1	7	m	4	5	9	NITIONS	ОБОН	ODZH	0D4H
DEVIC	. EQU	.EQU	. EQU	. 600	. EQU	. £00	. EQU	.EQU	ON NUME	. EQU	. EQU	. EQU	.EQU	. EQU	. EQU	. EQU	. EQU	RO DEFI	. 500	.EQU	.EQU
; IOCB AN	IOCBDN: .EQU	IOCBOP: .EQU	IOCBST;	IOCBBA:	IOCBBL:	DTENK:	DTDN:	DTSR:	OPERATION NUMBERS	NUMOP:	INIT:	ISTAT:	RIBYTE:	RNBYTE:	OSTAT:	WIBYTE:	WNBYTE:	PAGE ZERO DEFINITIONS	IOCBA:	DVLST:	CURDEV:

JSAVE IOCB ADDRESS AND X REGISTER STA IOCBA+1 STY IOCBA STX SVXREG.

IOHDLR:

HALIZE STATUS BYTE TO ZERO (NO ERRORI #10 #10 #10 #10CBA), Y ;STATUS := 0 **CH DEVICE LIST FOR THIS DEVICE DVLST ;START AT THE BEG CURDEV ;START AT THE BEG CURDEV+1	GET DEVICE NUMBER FROM IOCB TO REGISTER X LDY #10CBDN LDA (10CBA),Y TAX ; ;CHECK IF AT END OF DEVICE TABLE LIST (LINK FIELD = 0000) LDA CURDEV ORA CURDEV1 BEQ BADDN ;BRANCH IF NO MORE DEVICES	CHECK IF THIS IS THE CORRECT DEVICE TXA LDY	(CURDEV), Y ; SAVE ON STACK (CURDEV+1 ; RECOVER LOW BYTE OF CURDEV ; CONTINUE SEARCHI UND THE DEVICE SO VECTOR TO THE APPROPECK THAT THE OPERATION IS VALID (LOCBA), Y ; GET OPERATION NU MANDOO	T 0PE
T. R.	GET LDY LDA TAX JCHEC LDA ORA BEQ	CHECI TXA LDY CMP CMP 3 EQ 3 ADVAI 1 MAKI LDY	PHA INY INY INY INY PLA STA JMP ; FOUNI ; CHECI	<u>.</u>
	SRCHLP;		FOUND:	

NPUT/OUTPUT
446

LI STATE OF DEVICE LE	08.1	NEW DEVICE TABLE E'DVLST DVLST	LINK FIELD OF THE NEW DEVICE TO THE OLD HEAD OF THE DEVICE LIST	(DVLST), Y ;STORE THE LOW BYTE (DVLST), Y (STORE THE HIGH BYTE		OCK 2 ; OPERATION ADDRESS USED TO VECTOR TO ; SUBROUTINE ; TEMPORARY STORAGE FOR X REGISTER	; ; ; ; ;	n c	in slot I as device 2. The test routine will then read a line from the console and echo it to the console and the printer.) 08DH ; APPLE II CARRIAGE RETURN CHARACTER) 0D6H ;STARTING ADDRESS OF I/O BUFFER	INITIALIZE DEVICE LIST JSR INITDL	UP APPLE CONSOLE AS CONDVA+1 CONDVA	ADDDL ;ADD CONSOLE DEVI) #INIT ;INITIALIZE OPERA' IOCB+IOCBOP ;INITIALIZE OPERA' 1	IOCB+IOCBDN jDEVICE NUMBER = 1 AIOCB+1 AIOCB
2	K E E	HAKE STY STX	; SET PLA	STA STA INY	RTS	; DATA SECTION OPADR: ,BLOCK SVXREG: ,BLOCK	SAME	This	in g a li	FEQUATE CR .EQU CBUF .EQU	SC1006; ;IN)	SET LDA LDY	JSR LDA STA LDA	STA LDA LDY LDY
	15	STORE HIGH BYTE CHECK FOR NON-ZERO OPERATION ADDRESS BRANCH IF OPERATION IS INVALID (ADDRESS = 0)	REGISTER	NO SUCH DEVICE	NO SUCH OPERATION	STAPUS			TE NO DEVICES		LE ENTRRY	E ENTRY IST		U STACK
2	V), I ; STORE LOW BYTE	¥, (; RESTORE X	; ERROR CODE 1	FERROR CODE 2	T. STORE ERROR STATUS	**************************************	THE DEVICE LIST SET TO NO ITEMS RS USED: A,F	INITIALIZE DEVICE LIST TO 0 TO INDICATE NO DEVICES LDA #0 STA DVLST	-	DEVICE TO THE DEVICE LIST A = HIGH BYTE OF A DEVICE TABLE ENTRY	REGISTER Y = LOW BYTE OF A DEVICE TABLE ENTRY EXIT: THE DEVICE TABLE ADDED TO THE DEVICE LIST REGISTERS USED: ALL ***********************************	CE TABLE ENTRY	1PUSH CURRENT HEAD OF DEVICE LIST ON TO STACK
NAME OF THE PROPERTY OF THE PR	STA OFADR	LOA (CURDEV),Y STA OPADR+1 ORA OPADR BEQ BADOP.	LUX SVXREG JMP (OPADR)	BADDN: LDA #1 BNE EREXIT	BADOP: LDA #2	EREXIT: LDY #IOCBST STA (IOCBA),Y RTS	**************************************	EXIT: THE DEVICE LIST SET TO NO ITEMS REGISTERS USED: A,F	INITDL: INITIALIZE DEV LDA #0 STA DVLST	STA DVLST+1 RTS	**************************************	REGISTER Y = LO EXIT: THE DEVICE TABL REGISTERS USED: ALL	ADDDL; ;X,Y * NEW DEVICE TAX	1 PUSH CURRENT H LDA DVLST+1

PRPUDA 1 PREDOA 1 PREDOA 1 PREDOA 4 FINITIA 1, INITIA 1,
ET UP APPLE PRINTER AS DEVICE 2 PRIDUMA+1 R ADDDL A 11NIT A 110CB+1COEDP A 10CB+1COEDP B 10CB+1COEDP B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PRTDVA +1 FEDDL #1NIT IOCB+IOCBOP

E IOCB A	R LENGTH IS NOT ZERO	IOCB R		E ADDRESS LIZE STATUS 1 BYTE N BYTE STATUS STATUS 1 BYTE N BYTE	ADDRESS 12E 17 STATUS 17 BYTE 17 BYTES STATUS 1 BYTE N BYTES
SET REGISTERS A,Y WRITE 1 BYTE GET LOW BYTE OR WITH HIGH BYTE	;BRANCH IF BUFFER LENGTH	; ADDRESS OF THE I; DEVICE NUMBER; OPERATION NUMBER; STATUS; BUFFER ADDRESS; BUFFER LENGTH		CONSOLE DEVICE ADD LINK FIELD DEVICE 1 CONSOLE INTIALIZE CONSOLE INPUT NBY CONSOLE INPUT NBY CONSOLE OUPPUT NBY CONSOLE OUPPUT STA CONSOLE OUTPUT NBY	PRINTER DEVICE ADD LINK FIELD DEVICE 2 PRINTER INTIALIZE NO PRINTER INPUT S NO PRINTER INPUT I PRINTER OUTPUT I PRINTER OUTPUT I B PRINTER OUTPUT I B
IOCB+IOCBOP AIOCB+1 AIOCB IOHDLR IOCB+IOCBBL #1	rstlp SC1006	IOCB THE IO IOCB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	127 Lenbuf	ENTRIES CONDV 0 1 CINIT CINIT CIN CIN COUT	PRTDV 0 2 PINIT 0 0 POSTAT POUT
STA LDA LDY JSR LDA CDA	BNE BRK JMP	FOR PREFORMING MORD 10CB BLOCK 1 BLOCK 1 BLOCK 1 MORD BUFFI WORD LENB	.EQU .BLOCK	TABLE E WORD WORD WORD WORD WORD WORD WORD WORD	. WORD . WORD . WORD . WORD . WORD . WORD . WORD
		JIOCB FO AIOCB: IOCB	ibuffer Lenbuf Buffer	; DEVICE CONDVA: CONDV:	PRTDVA: PRTDV:

450 INPUT/OUTPUT

LDA #0 ; A = STATUS NO ERRA ; NO INITIALIZATION SCIENT LDA 1000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,000 1,		HOVE	Ŧ	APPLE BUFFER AT
CLE INPUT STATUS (READY IS BIT 7 OF AN LDA BYL CNONE SBANCH IF SBANCH IF SBANCH ALLA 12 STANCH ALLA 12 STANCH ALLA 12 STANCH ALLA 14 STANCH ALLA 14 STANCH ALLA 14 STANCH	ORS	LDY LDA STA	#IOCBBA (IOCBA), Y CBUF	GET POINTE
LDA 0C000H ; GET KEYBOP LDA #0 ; INDICATE C STA #10CBST ; INDICATE C LDY #10CBST ; STORE STATE LDA #0 ; NOT READY LDA GOUGH BPL CIN ; WAIT FOR C LDA #0 ; STATUS = N TXA (10CBA), Y ; STORE STATE LDA GOUGH STATUS = N STA HOCEST ; STATUS = N STATUS = N STA HOCEBL+1 SET BIT 7 STATUS = N LDA (10CBA), Y ; STATUS = N STA (10CBA), Y ; STATUS = N LDA ; SOUH BUEFER ADDRESS ; STATUS = N STA (10CBA), Y ; BRANCH IF P LDA (10CBA), Y ; BRANCH IF P LDA (10CBA), Y ; BRANCH IF P TXA (10CBA), Y ; READ TO TH TXA (10CBA), Y ; SET BUFFER LDA (10CBA), Y ; SET BUFFER	сооон)	INY	(IOCBA), Y	SET UP MS
LDA #0 ; NOT READY LDY #10CBST STA (10CBA),Y ;STORE STAT OLE READ 1 BYTE LDA COUGH BPL CIN ;MAIT FOR C INA #0 ;STATUS = N OLE KEAD N BYTES ;READ LINE USING THE APPLE MONITOR # ; 33H = PROMPT LOCATION ; 200H = BUFFER ADDRESS LDA #17" OR 80H ;STATUS = N ; 200H = BUFFER ADDRESS LDA #17" OR 80H ;STATUS = N ; 200H = BUFFER ADDRESS LDA #17" OR 80H ;STATUS = N ; 200H = BUFFER ADDRESS LDA (10CBA),Y ;BRANCH IF F LDA (10CBA),Y ;BRANCH IF F TXA (10CBA),Y ;BEFO UPPER STAN INY STA	US BYTE ER IS NOT READY EN IS READY	STA TXA BEQ LDY	CBUK +1 CINN3 #0	
STA (10CBA), Y ;STORE STATE CLDA COUGH BPL CIN ;WAIT FOR C TXA #0 ;STATUS = N CLDA #0 ;STATUS = N STATUS = N COUGH STATUS = N STATU		; NOW CINN2: LDA	MOVE THE DATA TO CALLER'S 200H, X ,GET A	O CALLER'S BUF!
OLE READ 1 BYTE LDA COUGH BPL CIN ; MAIT FOR C		STA INY DEX BNE	(CBUF), Y CINN2	; MOVE BYTE ; COUNT BYT!
LDA COUGH BPL CIN ; WAIT FOR C TXA ; MOVE CHARA LDA #0 ; STATUS = N STA 033H STA 10CBA), Y STA (10CBA), Y STA (10CBA)		1,6000	STATUS (0) - NO	D ERRORS
TXA TXA TXA RTS O'E KEAD N BYTES 18EAD LINE USING THE APPLE MONITOR 1 1 33H = PROMPT LOCATION 1 200H = BUFFER ADDRESS LDA	TO BECOME	LDA	0#	, NO ERRORS
TREAD LINE USING THE APPLE MONITOR IN STREAD LINE USING THE APPLE MONITOR IN STREAM APPLE APPLE MONITOR IN STREAM APPLE STATE OF BOTHERS STATE OF BOTHER APPLE STATE OF BOTHER APPLE STATE APPLE STATE APPLE STATE APPLE STATE APPLE APPLE STATE APPLE	REGISTER X	COSTAT:	UT STATUS	
iread Line Using The Apple Monitor i 33h = PROMPT LOCATION i 200H = BUFFER ADDRESS LDA		LDA	<u>1</u> 3	STATUS IS
1 200H = BUFFER ADDRESS LDA	UUTINE AT OFDGAH	r Flatio a losnos.	3476 -	
JSR 055AH ;SET UP APPLE JSR 055AH ;CALL APPLE LDY (10CBBL+1 LDA (10CBA),Y ;BRANCH IF B DEY TXA CMP (10CBA),Y ;BRANCH IF F DEY TXA CMP (10CBA),Y ;BRANCH IF T BC CINNI ; LESS THAN BC CINNI ; LESS THAN BC CINNI ; LESS THAN TAX (10CBA),Y ;OTHERWISE T TXA (10CBA),Y ;SET BUFFER LDA (10CBA),Y ;SET BUFFER LDA (10CBA),Y ;ZERO UPPFER STA (10CBA),Y ;ZERO UPPFER		COUT: TXA		
JVERIFY THAT THE NUMBER OF BYTES RELDY LDA (10CBA),Y BRANCH IF P TXA CMP (10CBA),Y BCC CINNI LDA (10CBA),Y SBRANCH IF P SEQ CINNI TXA	of Character R Getln Routine	COUTI	ОЕВЕВН	
LDA (10CBA), Y ; GET HIGH B: BNE CINN1 ; BRANCH IF P: TXA (10CBA), Y ; BRANCH IF T: BCC CINN1 ; LESS THAN ; BEQ CINN1 ; RANCH IF T: TXA (10CBA), Y ; OTHERWISE T: TXA (10CBA), Y ; READ TO TH TXA (10CBA), Y ; SET BUFFER STA (10CBA), Y ; SET BUFFER STA (10CBA), Y ; SERO UPPFER ST	FIT INTO THE CALLERS BUFFER	LDA	D •	;STATUS = 1
TXA CMP (10CBA),Y ;BRANCH 1F ; BEC CINN1 ;BRANCH 1F ; LDA (10CBA),Y ;OTHERWISE 1 TXA (10CBA),Y ;OTHERWISE 1 TXA (10CBA),Y ;SET BUFFER LDA #0 INY (10CBA),Y ;ZERO UPPFER STA (10CBA),Y ;ZERO UPPFER	1.5	COUTIA: WORD	couri	ADDRESS OF
BEC CINNI ; BEANCH IF 7 LDA (IOCBA), Y ; OTHERMISE 1 TXA (IOCBA), Y ; OTHERMISE 1 TXA (IOCBA), Y ; SET BUFFER LDA 40 INY (IOCBA), Y ; ZERO UPPFER STA		CONSOLE OUTPUT	UT N BYTES	
LDA (IOCBA), Y ; DTHERWISE 1 TAX ; OTHERWISE 1 TAA (IOCBA), Y ; SET BUFFER LDA #0 INY ; ZERO UPPER STA (IOCBA), Y ; ZERO UPPER	ER OF CHARACTERS READ IS	LDA	COUTIA+1 COUTIA	A,Y = ADDI
TXA (10CBA), Y ; ZERO UPPER STA (10CBA), Y ; ZERO UPPER STA (10CBA), Y ; ZERO UPPER	ARE EQUAL	LDA RTS	0 +	STATUS = 1
TXA STA (10CBA),Y ,SET BUFFER LDA #0 INY (10CBA),Y ;ZERO UPPER	BER OF			4
(IOCBA),Y ;ZERO UPPER	FO NUMBER OF CHARACTERS READ	PRINTER ROUT ASSUME PRINTER	ARD IS IN	*
	Alises y swam			

CI NN	STA		
	>NI	CBUF	SAVE POINTER ON PAGE ZERO
	LDA	(IOCBA),Y CBUF+1	SET UP MSB OF POINTER ALSO
	BEQ	CINN3	;EXIT IF NO BYTES TO MOVE
	NOW .	MOVE THE DATA TO CALLER'S BUFFER	CALLER'S BUFFER
- 41 - 10	LDA STA INY DEX	200H, X (CBUF), X	JGET A BYTE FROM APPLE BUFFER JMOVE BYTE TO CALLER'S BUFFER
-	BNE	CINNZ	; COUNT BYTES
, cama	d0051	STATUS (0) - NO 1	ERRORS
	LDA RTS	0 ***	, NO ERRORS
CONSOLE	OUTPUT	T STATUS	
	LDA R'FS	=	STATUS IS ALWAYS READY TO OUTPUT
COUT:	OUTPUT	T 1 BYTE	
	JSR LDA RTS	О г рерн ≇О	JAPPLE CHARACTER OUTPUT ROUTINE STATUS = NO ERRORS
COUTIA: .WORD ;CONSOLE OUTPUT	. WORD	COUT1	ADDRESS OF OUTPUT ROUTINE TO BE PLACED
	LDA LDY JSR LDA RTS	COUTIA+1 COUTIA OUTN #0	<pre>/A,Y = ADDRESS OF OUTPUT ROUTINE /CALL OUTPUT N CHARACTERS /STATUS = NO ERRORS</pre>

PRINTER INITIALIZE PINIT:	186128			-	BUFFER LENGTH FROM 10CB,	OCB, EXIT IF IT IS 2ERO
LDA RTS	0+	INOTHING TO DO, RETURN NO ERRORS	<u>.</u> .		(IOCBA),Y BUFLEN	
PRINTER OUTPUT POSTAT:			-		(IOCBA), Y BUFLEN+1	
LDA	O ***	:ASSUME IT IS ALWAYS READY	J –	UKA BEQ	DUT 3	BRANCH IF BUFFER LENGTH IS ZERO
PRINTER OUTPUT POUT. TXA	UT 1 BYTE			START A LDA STA	AT BEGINNING OF B	BUFFER
POUTI; JSR LDA RTS	0С107H #О	CHARACTER OUTPUT ROUTINE .	OUTLP:	LDY LDA JSR JMP	IDX (CBUF),Y LPO LP1	GET NEXT CHARACTER FROM BUFFER ;WRITE CHARACTER TO OUTPUT DEVICE
POUTIA: ,WORD	POUT1	; PLACED IN A,Y	LP0:	JMP	(COSR)	GOUTPUT THE CHARACTER VIA THE CURRENT GOUTPUT SUBROUTINE
; PRINTER OUTPUT POLITN:	UT N BYTES	-				
	POUTIA+1 POUTIA OUTN #0	;A,Y ≈ ADDRESS OF OUTPUT ROUTINE ;CALL OUTPUT N CHARACTERS ;NO ERRORS	; ;	INCREM INC BNE INC	ENT TO THE NEXT (IDX LP2 CBUF+1	INCREMENT TO THE NEXT CHARACTER IN THE BUFFER INC IDX 3NE LP2 INC CBUF+1 ;INCREMENT THE HIGH BYTE IS NECESSARY
RTS				; DECREM	DECREMENT BUFFER LENGTH, CONTINUE	H, CONTINUE LOOPING IF IT IS NOT ZERO
;************; ;ROUTINE; OUTN ;PURPOSE; OUTPUT ;ENTRY; REGISTER	ER N	CHARACTER CHINDIN CHOUSE AND ACTION OF THE CHINDING CHIND	LP2;	LDA BNE DEC	BUFLEN DECLS BUFLEN+1	BORROW FROM HIGH BYTE IF NECESSARY
### REGISTER Y ####################################	A Ç Ç A	* LOW BYTE OF CHARACTER OUTPUT SUBROUTINE ADDRESS RTING ADDRESS OF AN IOCB	DECLS:	DEC BNE BNE BNE	BUFLEN OUTLP BUFLEN+1	E UNLESS A
***************************************	推出在中国国家的资金的资本的资金的资金的资金的资金的资金的资金的资金的资金的资金的资金的资金的资金的资金的	**************************************	00131	RTS		
; STORE STA STY	ADDRESS OF COSR+1 COSR	THE CHARACTER OUTPUT SUBROUTINE	COSR; BUFLEN; IDX;	WORD WORD	200	JADDRESS OF THE CHARACTER OUTPUT SUBRE JTEMPORARY BUFFER LENGTH JTEMPORARY INDEX
, jGET O LDY LDA LDA STA	OUTPUT BUFFER ADDRE #IOCBBA (IOCBA),Y CBUF	ADDRESS FROM IOCB, SAVE ON PAGE ZERO		. END		
LDA STA	(IOCBA),Y CBUF+l					

;ADDRESS OF THE CHARACTER OUTPUT SUBROUTI);TEMPORARY BUFFER LENGTH;TEMPORARY INDEX

Initialize I/O Ports (IOPORTS)

Initializes a set of I/O ports from an array are given of initializing programmable I/O of port addresses and initial values. Examples devices such as the 6520 Peripheral Interface Device (Adapter), the 6522 Versatile Interface Adapter, the 6530 Multifunction Device, the 6532 Multifunction Device, the 6551 Asychronous Communications Device Adapter, and the 6850 Asynchronous Communications Device Adapter.

This subroutine is intended as a tions. The initialization may involve data whether bits are inputs or outputs, control or generalized method for initializing I/O secports, data direction registers that determine command registers that determine the counters (in timers), priority registers, and operating modes of programmable devices, other external registers or storage locations.

Some of the tasks the user may perform with this routine are:

- 1. Assign bidirectional I/O lines as inputs or outputs.
- 2. Initialize output ports to known starting ralues.
- 3. Enable or disable interrupts from peripheral chips.
- 4. Determine operating modes, such as whether inputs are latched, whether strobes whether timers operate continuously or only are produced, how priorities are assigned, on demand, etc.
- 5. Load initial counts into timers.

Registers Used: All

Execution Time: 16 cycles overhead plus 52 cycles per port entry. If, for example, NUMBER OF PORT ENTRIES = 10, execution time is 52 * 10 + 16 = 520 + 16 = 536 cycles.

Program Siza: 40 bytes plus the size of the table (three bytes per entry)

two for a pointer to the array (starting at address ARYADR, 00D0₁₆ in the listing) and two for a pointer to the port (starting at address PRTADR, 0012₁₆ in the listing). Data Memory Required: Four bytes on page 0,

6. Select bit rates for communications.

- 7. Clear or reset devices that are not lied to the overall system reset line.
- 8. Initialize priority registers or assign initial priorities to interrupts or other opera-
- 9. Initialize vectors used in servicing interrupts, DMA requests, and other inputs.

Procedure: The program loops through the specified number of ports, obtaining the port address and the initial value from the array address. This procedure does not depend on and storing the initial value in the port the type of devices used in the I/O section or on the number of devices. Additions and ate changes in the array and in the parameters deletions can be made by means of appropriof the routine, without changing the routine itsetf

Entry Conditions

109

Exit Conditions

All ports initialized.

address of array of ports and initial values

(A) = More significant byte of starting

address of array of ports and initial values (X) = Number of entries in array (number

of ports to initialize).

(Y) = Less significant byte of starting

Example

Initial value for port 1 stored in port 1 Initial value for port 2 stored in port nitial value for port 3 stored in port

Result:

address address.

Number of ports to initialize = 3 High byte of port 1 address High byte of port 2 address Low byte of port 2 address High byte of port 3 address Low byte of port 3 address Low byte of port I address initial value for port 3 initial value for port 1 Initial value for port 2 Array elements are: Data:

Note that each element in the array consist of 3 bytes containing:

More significant byte of port address Less significant byte of port address Initial value for port

Initialize I/O ports IPORTS

Initialize I/O ports from an array of port addresses and values. Purpose: Entry:

Title Name: Register A = High byte of array address

; POINT TO THE NEXT ARRAY ELEMENT LDA ARYADR	CLC ADD 3 TO LOW BYTE OF THE ADDRESS STA ARYADR BCC LOOP1 INC ARYADR+1 ;INCREMENT HIGH BYTE IF A CARRY LOOP1: ;DECREMENT NUMBER OF PORTS TO DO, EXIT WHEN ALL PORTS ARE INITIALIZE DEX BNE LOOP	EXITIP: RTS	SAMPLE EXECUTION:	INITIALIZE 652U PIA 652V VIA 6530 ROM/RAM/IO/TIMER 6532 RAM/IO/TIMER 6632 RAM/IO/TIMER	SERIAL LDA LDX LDX	1 POKTS 12 6520, ASSUME	; PORT A = INPUT ; CAI = DATA AVAILABLE, SET ON LOW TO HIGH TRANSITION, NO INTERRUI ; CA2 = DATA ACKNOWLEDGE HANDSHAKE ; WORD 20U1H ; BYTE 00000000B ; INDICATE NEXT ACCESS TO DATA DIRECTION ; BYTE 00000000B	, WORD 2000H ; 6520 DATA REGISTER A ADDRESS AS UNIA REGISTER A ADDRESS ; 6520 DATA REGISTER A ADDRESS ; 6520 CONTROL REGISTER A ADDRESS ; 6520 CONTROL REGISTER A ADDRESS ; 8520 CONTROL REGISTER A ADDRESS ; 8521 UP CAI,CAZ AND SET BIT 2 TO DATA PFCIS'I) PORT B = OUTPUT CB1 = DATA ACKNOWLEDGE, SET ON HIGH TO LOW TRANSITION, NO INTERRUP CB2 = DATA AVAILABLE, CLEARED BY WRITING DATA REGISTER BY CB1
Register Y = Low byte of array address Register X = Number of ports to initialize	The array consists of 3 byte elements. array+0 = High byte of port 1 address array+1 = Low byte of port 1 address array+3 = Value to store in port 1 address array+3 = High byte of port 2 address array+4 = Low byte of port 2 address array+5 = Value to store in port 2 address	Exit: None Registers used: All	Time: 16 cycles overhead plus 52 cycles per port to initialize 5 size: Program 40 bytes 5 bytes in page zero	; ; ; ; PAGE ZERO POINTERS ARYADR . EQU UDOH ; PORT ADDRESS PRTADR . EQU UD2H ; PORT ADDRESS	IPORTS: SAVE STARTING ADDRESS OF INITIALIZATION ARRAY STA ARYADR+1 STY ARYADR	JEXIT IF THE NUMBER OF PORTS IS ZERO TXA BEQ EXITIP JEXIT IF NUMBER OF PORTS = 0 JUOOP PICKING UP THE PORT AUDRESS AND JENDING THE VALUE UNTIL ALL PORTS ARE INITIALIZED	LOOF: GET PORT ADDRESS FROM ARRAY AND SAVE IT LDY #0 LDA (ARYADR),Y GET LOW BYTE OF PORT ADDRESS TA PRIADR	LDA (ARYADR),Y ;GET HIGH BYTE OF PORT ADDRESS STA PRTADR+1 ;GET THE INITIAL VALUE AND SEND IT TO THE PORT	LDA (ARYADR),Y ;GET INITIAL VALUE LDY #0 STA (PRIADR),Y ;OUTPUT TO PORT

```
DECREMENT NUMBER OF PORTS TO DO, EXIT WHEN ALL PORTS ARE INITIALIZE SX 1E LOOP
                          ADD 3 TO LOW BYTE OF THE ADDRESS
                                                       ; INCREMENT HIGH BYTE IF A CARRY
                                                                                                                                                                                                                                                                                                                          INITIALIZE THE PORTS
JIZE
PIA
VIA
NOM/RAM/IO/TIMER
RAM/IO/TIMER
SERIAL INTERFACE(ACIA)
SERIAL INTERFACE(ACIA)
                                                                                                                                                                                                                                                                                                 ADRARY+1
ADRARY
SZARY
I PORTS
                                                                                                                                                                              AMPLE EXECUTION:
                                                                                                                                                                                                                                                                                                  DA
DX
DX
SX
SX
                                                                                                                                   တ္
```

PORT B . OUTPUT CB1 = DATA ACKNOWLEDGE, SET ON HIGH TO LOW TRANSITION, NO INTERRUP CB2 = DATA AVAILABLE, CLEARED BY WRITING DATA REGISTER B SET TO 1 BY HIGH TO LOW TRANSITION ON CB1

```
REGISTER
;6520 DATA REGISTER B ADDRESS
;ALL BITS = OUTPUT
;6520 CONTROL REGISTER B ADDRESS
;SET UP CB1,CB2 AND SET BIT 2 TO DATA REGISTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      NO PARITY, NO ECHO, NO RECEIVER INTERRUPT,
:6520 CONTROL REGISTER B ADDRESS :INDICATE NEXT ACCESS TO DATA DIRECTION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WRITE TO 6551 STATUS REGISTER TO RESET ;THIS VALUE COULD BE ANYTHING ;6551 CONTROL REGISTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    1 STOP, 8 BIT DATA, INTERNAL 9600 BAUD
                                                                                                                                                                                                                                                                                                                                                                                                              ;INITIALIZE 6530, ASSUME BASE ADDRESS FOR REGISTERS AT 2020H; PORT A = OUTPUT; PORT B = INFUT
                                                                                                                                                  ;INITIALIZE 6522, ASSUME BASE ADDRESS FOR REGISTERS AT 2010H; FORT A = BITS 0..3 = OUTPUT, BITS 4..7 = INPUT; CA1, CA2 ARE NOT USED.
; FORT B = LATCHED INPUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; INITIALIZE 6551, ASSUME BASE ADDRESS FOR REGISTERS.AT 2040H; B BIT DATA, NO PARITY; I STOP BIT; 96U0 BAUD FROM ON BOARD BAUD RATE GENERATOR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      INITIALIZE 6532, ASSUME BASE ADDRESS FOR REGISTERS AT 2030H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;6532 DATA DIRECTION REGISTER A ;BITS 0..6 = OUTPUT, BIT 7 = INPUT ;6532 DATA DIRECTION REGISTER B
                                                                                                                                                                                                                                                       ;6522 DATA DIRECTION REGISTER A BITS 0..3 = OUTPUT, 4..7 = INPUT;6522 DATA DIRECTION REGISTER B ALL BITS = INPUT
                                                                                                                                                                                                                                                                                                                              ;6522 PERIPHERAL CONTROL REGISTER;SET UP CB1, CB2
                                                                                                                                                                                                                                                                                                                                                                                  MAKE PORT B LATCH THE INPUT DATA
                                                                                                                                                                                                                                                                                                                                                                16522 AUXILIARY CONTROL REGISTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;6530 DATA DIRECTION REGISTER A ;ALL BITS = OUTPUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           æ
                                                                                                                                                                                                                    CB1 = DATA AVAILABLE, SET ON LOW TO HIGH TRANSITION
CB2 = DATA ACKNOWLEDGE HANDSHAKE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     6530 DATA DIRECTION REGISTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PORT A = BITS 0..6 = OUTPUT
BIT 7 = INPUT FOR PORT B DATA AVAILABLE.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         56551 COMMAND REGISTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ALL BITS = INPUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ALL BITS = INPUT
                                                                                                                                                                                                                                                                                                                                          10010000B
201BH
00000010B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 2021H
11111111B
2023H
                 uoooooo
                                                                  111111111
                                                                                                                                                                                                                                                                          000011118
                                                                                                                                                                                                                                                                                                           000000000
                                                                                                   00100100
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0111111118
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      000000000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            000000000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    00111100
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       000000118
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           B = INPUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 NO INTERRUPTS
2003H
                                                  2002H
                                                                                                                                                                                                                                                                                           2012H
                                                                                                                                                                                                                                                                                                                              201CH
                                                                                 20038
                                                                                                                                                                                                                                                          201311
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  2041H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             2031H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              20338
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   20428
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      204 3H
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PORT
                                                                                 . WORD
KORD
               BYTE
                                                  WORD
                                                                                                                                                                                                                                                                                          , WORD
                                                                                                                                                                                                                                                                                                                                            .BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   .BYTE
                                                                  BYTE
                                                                                                                                                                                                                                                        . WORD
                                                                                                                                                                                                                                                                          BYTE.
                                                                                                                                                                                                                                                                                                                               . WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    . WORD
                                                                                                                                                                                                                                                                                                            BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  MORD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   WORD.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    BYTE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      MORD
```

; INITIALIZE 6850, ASSUME BASE ADDRESS FOR REGISTERS AT 2050H ; 8 BIT DATA, NO PARITY

WRITE TO 6850 CONTROL REGISTER 6850 CONTROL REGISTER NO INTERRUPTS, RTS LOW, 8 BITS, 1 STOP, DIVIDE BY JPERFORM A MASTER RESET 1 STOP BIT DIVIDE MASTER CLOCK BY 1. NO INTERRUPTS 00000011B 000101018 2050H 2050H WORD WORD. BYTE

;END OF ARRAY;ADDRESS OF ARRAY;NUMBER OF PORTS TO INITIALIZE (ENDARY - ARRAY) / 3 ARRAY . WORD BYTE. ADRARY:

ENDARY: SZARY: PROGRAM END. to the winder many

-

Register Y = number of milliseconds to delay.

Entry:

HO1

Exit:

Returns to calling routine after the specified delay.

Registers used: X,Y,P

Time:

1 millisecond * Register Y. If Y=0 then the minimum time is 17 cycles including the JSR overhead.

by tes NONE

Program 29 Data

Size:

Delay Milliseconds (DELAY)

Provides a delay of between 1 and 255 supplied. The user must calculate the value milliseconds, depending on the parameter MSCNT to fit a particular computer.

MSCENT = (100/CYCLETIME = 10)/5 = 200/CYCLETIME - 2 CYCLETIME is the number of microseconds per clock period for a particular computer (I for KIM-1, SYM-1, and AIM-65, 0.9799269 for APPLE IIIM).

Procedure: The program simply counts amount of time as determined by the userdown the index registers for the appropriate

Execution Time: I millisecond • (Y), If (Y) = 0, Registers Used: X, Y, P

instruction.

Data Memory Required: None

supplied constant. A few extra NOPs take account of the call instruction, the return

Entry Conditions

Exit Conditions

Returns after the specified number of milliseconds with (X) = (Y) = 0. (Y) = Number of milliseconds to delay (1 to 255).

Example

(Y) = number of milliseconds = $2A_{10} = 42_{10}$ Software delay of $2A_{16}$ (42_{10}) milliseconds, assuming that user supplies the proper value of MSCNT. Data: Result:

Delay from 1 to 255 milliseconds Delay milliseconds Delay Purpose: Title Name:

the minimum time is 17 cycles including a JSR

Program Size: 156 bytes

Special Case: (Y) = 0 causes an exit with a minimum execution time of 17 cycles including a JSR instruction. (Y) = 0 and (X) is unchanged. instruction, and the routine overhead.

HERE IS THE FORMULA FOR COMPUTING THE DELAY COUNTS MSCNT1 AND MSCNT2

MSCNT = 200/CYCLETIME - 2 WHERE CYCLE TIME IS THE LENGTH OF A PARTICULAR COMPUTER'S CLOCK PERIOD IN MICROSECONDS

EXAMPLES: KIM, SYM, AIM HAVE 1 MHZ CLOCKS, SO MSCNT = 198, APP. APPLE HAS A 1.023 MHz CLOCK, SO MSCNT = 202. IN THE LAST ITERATION, WE REDUCE THE COUNT BY 3 (MSCNT) TO DELAY 1 MILLISECOND LESS THE OVERHEAD WHERE THE OVERHEAD IS:

EXIT (ASSUMED NOT TAKEN) DELAY BEON CPY CYCLES 6 CYCLES 2 CYCLES CYCLES

LAST BNE DELAY! NOT, TAKEN LAST BNE DELAY2 NOT TAKEN #MSCNT2 BNE THE LDX THE RTS ^ E W CYCLES 2 CYCLES CYCLE -1 CYCLE

DELAYA (ASSUMED TAKEN)

^##

CYCLES

25 CYCLES OVERHEAD

\ | |

6 CYCLES

1198 TIMES THROUGH DELAYI 1 MHZ CLOCK .EQU 0C6H . EQU EQUATES MSCNT

2 CYCLES 2 CYCLES (EXIT IF DELAY = 0) 2 CYCLES (TO MAKE OVERHEAD = 25 CYCLES) 1202 TIMES THROUGH DELAYI (1.023 MHZ) 0CAH #0 EXIT APPLE . EQU CP# BEO NOP DELAY MSCNT

```
INPUT; OUTPUT
462
```

```
; IF DELAY IS TO BE 1 MILLISECOND THEN GOTO LAST1; THIS LOGIC IS DESIGNED TO BE 5 CYCLES THROUGH EITHER PATH CPY #1; 2 CYCLES

BNE DELAYA; 3 CYCLES (IF TAKEN ELSE 2 CYCLES)

JMP LAST1; 3 CYCLES
                                                                                                                                                                                                                                                                                 ; DELAY THE LAST TIME 25 CYCLES LESS TO TAKE THE ; CALL, RETURN, AND ROUTINE OVERHEAD INTO ACCOUNT LDX #MSCNT-3; 2 CYCLES
                                                                                                               ; 2 CYCLES (PREDECREMENT Y)
                                                                                   ; DELAY 1 MILLISECOND TIMES (Y-1)
                                                                                                                                                                   2 CYCLES
7 3 CYCLES
7 2 CYCLES
7 2 CYCLES
7 2 CYCLES
7 3 CYCLES
                                                                                                                                          ; 2 CYCLES
                                                                                                                                                                                                                                                                                                                                         ; 2 CYCLES; 3 CYCLES
                                                                                                                                                                                                                                                                                                                                                                                                 ; 6 CYCLES
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SAMPLE EXECUTION:
                                                                                                                                                                                                                                                                                                                                                     DELAY2
                                                                                                                                         #MSCN'I
                                                                                                                                                                                 DELAY1
                                                                                                                                                                                                                                           DELAYO
                                                                                                               DEY
                                                                                                                                          rnx
                                                                                                                                                                   DEX
BNE
NOP
NOP
BDEY
                                                                                                                                                                                                                                                                                                                                       DEX
BNE
                                                                                                                                                                                                                                                                                                                                                                                              RTS
                                                                                                 DELAYA:
                                                                                                                           DELAYO:
                                                                                                                                                     DELAY1:
                                                                                                                                                                                                                                                                                                                           DELAY 2:
                                                                                                                                                                                                                                                                    LAST1:
                                                                                                                                                                                                                                                                                                                                                                               EXIT:
```

CALL DELAY 40 TIMES AT 250 MILLISECONDS EACH LDA #40 ;40 TIMES (28 HEX)

DELAY 10 SECONDS

SC1008;

;250 MILLISECONDS (FA HEX)

; DELAY 1/4 SECOND

OTRSCD:

COUNT

LDA STA

STOP AFTER 10 SECONDS

SCIOOB

BRK JMP

COUNT QTRSCD

#250 DELAY

LDY JSR DEC BNE

DATA SECTION COUNT BYTE

; PROGRAM END.

Unbuffered Interrupt-Driven Input/Output Using a 6850 ACIA (SINTIO)

11A

Performs interrupt-driven input and output using a 6850 ACIA and single-character input and output buffers. Consists of the following subroutines:

- 1. INCII reads a character from the input
- 2. INST determines whether there is character available in the input buffer.
- 3. OUTCII writes a character into the output buffer.
- 4. OUTST determines whether the output buffer is full.
- 5. INIT initializes the 6850 ACIA, the interrupt vectors, and the software flags (used to transfer data between the main program and the interrupt service routine).
- 6. IOSRVC determines which interrupt occurred and provides the proper input or output service. In response to the input interrupt, it reads a character from the ACIA into the input buffer. In response to the output interrupt, it writes a character from the output buffer into the ACIA.

Examples describe a 6850 ACIA on an Apple II serial I/O board in slot 1.

Procedures.

- 1. INCII waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumplator.
- 2. INST sets the Carry flag from the Data Ready flag (memory location RECDF).
- 3. OUTCH waits for the character buffer to empty, places the character in the buffer, and sets the Character Available flag (TRNDF)

- A, F, Y Registers Used: 1. INCH 2. INST
- A, F 4. OUTST S. INIT

A, F, Y

3. OUTCH

Execution Time:

- 1. INCH 33 cycles if a character is available
 - 12 cycles 2. INST
- OUTCH 92 cycles if the
- buffer is empty and the ACIA is ready to send
- 4. OUTST 12 cycles

5. INIT 73 cycles

interrupt, 59 cycles to service an output interrupt, 24 cycles to determine interrupt is from another 6. IOSRVC 39 cycles to service an input

Program Size: 168 byles

address RECDF), one byte for the transmit data (at address TRNDAT), one byte for the transmit data flag (at address TRNDF), and two bytes for the address of the next interrupt service routine (starting at address NEXTSR). Data Memory Required: Six bytes anywhere in RAM. One byte for the received data (at address RECDAT), one byte for the receive data flug (at

- 4. OUTST sets the Carry flag from the Character Available flag (memory location TRNDF)
- 5. INIT clears the software flags, sets up master reset, since the ACIA has no reset input), and initializes the ACIA by placing the interrupt vector, resets the ACIA (a the appropriate value in its control register (input interrupts enabled, output interrupts disabled).
- 6. IOSRVC determines whether the interrupt was an input interrupt (bit 0 of the ACIA status register = 1), an output interrupt (bit

product of some other device. If the input disables the output interrupt. If data is available, the program sends it to the ACIA, clears the Character Available flag (TRNDF), and nterrupt occurred, the program reads the data, saves it in memory, and sets the Data occurred, the program determines whether tata is available. If not, the program simply enables both the input and the output interof the ACIA status register = 1), or the Ready flag (RECDF). If the output interrupt

put register is actually empty before sending now we create a new problem when data is from an interrupt that the ACIA is ready to additional, non-interrupt-driven entry to the when no data is available. We cannot ignore ready to be sent. That is, if we have disabled output interrupts, the system cannot learn we must check the ACIA to see that its out-The only special problem in using these routines is that an output interrupt may occur the interrupt or it will assert itself indefinitely, creating an endless loop. The solution is to disable output interrupts. But transmit. The solution to this is to create an routine that sends a character to the ACIA. Since this entry is not caused by an interrupt, it a character.

The special sequence of operations is the following:

data is available (that is, the ACIA becomes ready for data). The response is to disable the rupt. Otherwise, the output interrupt would occur immediately, since the ACIA surely starts out empty and therefore ready to 1. Output interrupt occurs before new output interrupt, since there is no data to be sent. Note that this sequence will not occur initially, since INIT disables the output interransmit data,

the system now has data to transmit. Bu there is no use sitting back and waiting for the

output interrupt, since it has been disabled.

2. Output data becomes available. That is

us it was when the output interrupt occur red). The routine then sends the character 3. The main program calls the routing (OUTDAT) that sends data to the ACIA Checking the ACIA's status shows that it is in fact, ready to transmit a character (it tole and reenables the interrupts.

Input devices, on the other hand, requesout in the not ready state; that is, an inpuservice only when they have data. They stardevice has no data to send initially, while the computer is ready to accept data. Thus outpur devices cause more initialization and sequencing problems in interrupt-driver The basic problem here is that outpuputer is ready for them. That is, the devicecan accept data but the computer has nothing to send. In particular, we have an initializa lion problem caused by output interrupt asserting themselves and expecting service devices may request service before the com systems than do input devices.

has some data ready for output but the ACLA wait with interrupts disabled for the ACIA to become ready; that is, an interrupt-driver system must disable its interrupts and wait idly, polling the output device. We could output interrupt occurred at a time wher there was no data. Then the system coult check the software flag and determine whether the output interrupt had already Our solution may, however, result in at odd situation. Let us assume that the systen is not yet ready for it. Then the system mus eliminate this drawback by keeping a soft ware flag that would be changed when the occurred. (See Subroutine 11C.)

	Carry flag equals 0 if output buffer is empty, 1 if it is full. INIT No parameters. INCH A,F,Y OUTCH A,F,Y OUTCH A,F,Y		OUTCH OUTCH OUTCH The ACIA is ready to transmit the ACIA is ready to transmit 12 cycles 13 cycles 10SRVC 24 cycles minimum if the interrupt is not ours) 39 cycles to service a input interrupt 59 cycles to service a output interrupt bata 6 bytes	DEFINITIO	EMPTY THE BUFFE
	Registers used:			ACIA PORT 0C094H 0C095H 0C094H 03FEH :TER INST	#0 RECDF RECDAT
	Registe	Tine:	Size:	6850 EGU EGU EGU CHARAC JSR BCC	PHP SEI LDA STA LDA PLP
			on the top top top top the pop top top top top top top top top	I PEXAMPLE ACIASR ACIACR ACIACR INQVEC IRQVEC IRGAD A I	
Exit Conditions	none 2. INST: Carry flag = 0 if no character character to transmit in 3. OUTCH: none 4. OUTST: Carry flag = 0 if output none buffer is empty, 1 if it is full.	Simple interrupt input and output using a 6850 ; ACIA and a single character buffer.	This program consists of 5 subroutines which perform interrupt driven input and output using pa 6850 ACIA. INCH Read a character. INST Determine input status (whether the input puffer is empty). Write a character. OUTCH Write a character. Determine output status (whether the output puffer is full).	Initialize, INCH No parameters. No parameters. OUTCH Register A = character to transmit OUTST No parameters. No parameters. No parameters. No parameters.	INCH Register A = character. INST Carry flag equals 0 if input buffer is empty, ; 1 if character is available.
Entry Conditions	1. INCH: none 2. INST: none 3. OUTCH: character accumulator 4. OUTST: none 5. INIT: none	Title Name:	Purpose	Entry:	Exit:

; DIVIDE BY 16 ; 8 DATA BITS ; 2 STOP BITS ; 10 OUTPUT INTERRUPTS DISABLED ; INPUT INTERRUPTS ENABLED	PLP ; RESTORE CURRENT STATE OF THE FLAGS RTS	AIOS: .WORD IOSRVC ; ADDRESS OF INPUT OUTPUT SERVICE ROUTINE	UT INTERRUPT SERVICE	FHE ACIA STATUS: BIT 0 = 1 IF AN OUTPUT INTERRUPT	LDA ACIASR ;BIT 0 TO CARRY LSR A ;BRANCH IF AN INPUT INTERRUPT LSR A ;BRANCH IF AN OUTPUT INTERRUPT GCS OINT ;BRANCH IF AN OUTPUT INTERRUPT	THE INTERRUPT WAS NOT CAUSED BY THIS ACIA PLA JAP (NEXTSR) ;GOTO THE NEXT SERVICE ROUTINE	Sudilagana ma			CE OUTPUT INTERRUPTS	OINT: LDA TRNDF ;GET DATA AVAILABLE FLAG BEQ NODATA ;BRANCH IF NO DATA TO SEND 3SR OUTDII ; ELSE OUTPUT THE DATA, ; (WE DO NOT NEED TO TEST THE STATUS)	JMP EXIT	JIP AN OUTPUT INTERRUPT OCCURS WHEN NO DATA IS AVAILABLE, J WE MUST DISABLE THE INTERRUPT TO AVOID AN ENDLESS LOOP. J LATER WHEN A CHARACTER BECOMES AVAILABLE, WE CALL THE	OUTPUT ROUTINE, OUTDAT, WHICH MUST TEST ACIA SIATUS BEFORE ; SENDING THE DATA. THE OUTPUT ROUTINE MUST ALSO REENABLE THE OUTPUT ; INTERRUPT AFTER SENDING THE DATA. THIS PROCEDURE OVERCOMES THE ; PROBLEMS OF AN UNSERVICED OUTPUT INTERRUPT INTERRUPTS ARE	; REFERENCY, WHILE SILLS ENSORING LINE OF A COLOR TO THAT IS 1 NOT READY FOR IT, THE BASIC PROBLEM HERE IS THAT AN OUTPUT DEVICE MAY REQUEST SERVICE BEFORE THE COMPUTER HAS 1 ANYTHING TO SEND (WHEREAS AN INPUT DEVICE HAS DATA WHEN IT	
(CARNY = 1 IF DATA IS AVAILABLE	LDA RECDF ;GET THE DATA READY FLAG LSR A ;SET CARRY FROM FLAG ; CARRY = 1 IF CHARACTER IS AVAILABLE	HARITE A CHARACTER	PHP ;SAVE STATE OF INTERRUPT FLAG PHA ;SAVE CHARACTER TO OUTPUT	WAIT FOR THE CHARACTER BUFFER TO EMPTY, THEN STOKE THE NEAT CHARACTER WAITOC: JSR OUTST ;GET THE OUTPUT STATUS BCS WAITOC ;WAIT IF THE OUTPUT BUFFER IS FULL SET ;BISABLE INTERRUPTS WHILE LOOKING AT THE	TRNDAT # OFFH	JSR OUTDAT ;SEND THE DATA TO THE PORT PLP ;RESTORE FLAGS RTS	COUTPUT STATUS (CARRY = 1 IF BUFFER IS FULL)	OUTST: LDA TRNDF ,CARRY = 1 IF CHARACTER IS IN THE BUFFER LSR A RTS	INITIALIZE	SEI JOISABLE INTERRUPTS DURING INITIALIZATION	INITIALIZE THE SOFTWARE FLAGS LDA #0 STA RECDF ;NO INPUT DATA AVAILABLE STA TRNDF ;OUTPUT BUFFER EMPTY	ISAVE THE CURRENT ING VECTOR IN NEXTSR		JSET THE INQ VECTOR TO OUR INPUT SERVICE ROUTINE LDA AIOS STA IROVEC LDA AIOS+1	IRQVEC+1 ITIALIZE THE 6850 #011B ACIACR #100100001B	

SIMPLE EXAMPLE	JSR INCH ;READ A CHARACTER PHA :ECHO IT	#18H LOOP	BRK JAN ASYNCHRONOUS EXAMPLE JOUTPUT "A" TO THE CONSOLE CONTINUOUSLY BUT ALSO LOOK AT THE JOUTPUT SIDE, READING AND ECHOING ANY INPUT CHARACTERS.	OUTPUT AN "A" IF OUTPUT IS NOT BUSY JSR OUTST 1IS OUTPUT BUSY? BCS ASYNLP 1BRANCH IF IT IS LDA 4"A" JSR OUTCH 10UTPUT THE CHARACTER	I A CHARACTER FROM THE INPUT PORT IF ANY INST ,IS INPUT DATA AVAILABLE?	ASYNLP INCH #18H DONE OUTCH		JMP SC1101 .END ; PROGRAM			
	: A001	64 0 6 1		ASYNLP:	D	m	DONE	r •			
	T INTERRUPTS,	; INTERRUPTS, 8 DATA BITS, 2 STOP BITS, DIVIDE; BY 16 CLOCK; TURN OFF OUTPUT INTERRUPTS	, RESTORE REGISTER A ; RETURN FROM INTERRUPT	;*************************************	**************************************	ACIASR ; CHECK IF ACIA IS READY ON WALT FOR IT ACIASR ; CAME HERE WITH INTERRUPTS DISABLED #00000010B ; TEST THE ACIA OUTPUT REGISTER FOR EMPTY OUTDAT ; BRANCH IF IT IS NOT EMPTY	GET THE CHARACTER COUTPUT DATA INDICATE BUFFER EMPTY	ENABLE 6850 OUTPUT AND INPUT INTERRUPTS, 1 8 DATA BITS, 2 STOP BITS, DIVIDE BY 16 CLOCK	; RECEIVE DATA ; RECEIVE DATA FLAG (0 = NO DATA, FF * DATA) ; TRANSMIT DATA ; TRANSMIT DATA FLAG (0 = BUFFER EMPTY, ; ; ADDRESS OF THE NEXT INTERRUPT SERVICE ROUTINE		
SERVICE)	#10010001B	ACIACR		;*************************************			TRNDAT ACIADR #0 TRNDF	#10110001B ACIACR	4444 N	SAMPLE EXECUTION;	
; REQUESTS SER	NODATA: LDA	STA	EXIT: PLA RTI	;***********; ;ROUTINE: OUTDAT, ;PURPCSE: SEND A ;ENTRY: TRNDAT = ;EXTRY: NONE ;BECTGFFF NONE	100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	inon-interkurt Outdat: LDA AND BEQ	OUTDI1: LDA STA LDA STA	LDA STA RTS	PDATA SECTION RECDAT , BLOCK RECDF , BLOCK TRNDAT , BLOCK TRNDF , BLOCK NEXTSR , BLOCK	SAMPLE	

; INITIALIZE ; ENABLE INTERRUPTS

INIT

JSR CLI

SC1101;

Unbuffered Interrupt-Driven Input/Output Using a 6522 VIA (PINTIO)

Performs interrupt-driven input and output using a 6522 VIA and single-character input and output buffers. Consists of the following subroutines:

- 1. INCH reads a character from the input buffer.
- 2. INST determines whether there is a character available in the input buffer.
- OUTCII writes a character into the outout buffer.
- 4. OUTST determines whether the output buffer is full.
- 5. INIT initializes the 6522 VIA, the interrupt vectors, and the software flags.
 6. IOSRVC determines which interrupt
- 6. IOSRVC determines which interrupt occurred and provides the proper input or output service (i.e., it reads a character from the VIA into the input buffer in response to the input interrupt and it writes a character from the output buffer into the VIA in response to the output interrupt).

Examples describe a 6522 VIA attached to an Apple II computer.

Procedure:

- 1. INCH waits for a character to be available in the input buffer, clears the Data Ready flag (RECDF), and loads the character from the buffer into the accumulator.
- 2. INST sets the Carry flag from the Data Ready flag (memory location RECDF).
- 3. OUTCH waits for the output buffer to be emptied, places the character (from the accumulator) in the buffer, and sets the character available (buffer full) flag (TRNDF). If an unserviced output interrupt

transmin data (at address TRNDAT), one byte for the Transmit Data flag (at address TRNDF), one byte for the Output Interrupt flag (at address Data flag (at address RECDF), one byte for the OIE), and two bytes for the address of the next interrupt service routine (starting at address 43 cycles to service an input interrupt, 81 cycles to service an output interrupt, 24 cycles to determine that interrupt is from Data Memory Required: Seven bytes anywhere in RAM. One byte for the received data (at address RECDAT), one byte for the Receive 83 cycles if the output buffer is 33 cycles if a character is empty and the VIA is ready for data A, F, Y A, F, Y , А . 12 cycles 93 cycles 12 cycles A, F Program Size: 194 bytes Registers Used: Execution Time. IOSRVC: 3. OUTCII: 3. OUTCH: another device 4. OUTST: I. INCH: I. INCIE 2. INST: INI 2. INST: 4 INIT available

has occurred (i.e., the output device has requested service when no data was available), OUTCH actually sends the data to the

- 4. OUTST sets the Carry flag from the Character Available flag (memory location TRNDF).
- 5. INIT clears the software flags, sets up the interrupt vector, and initializes the 6522 VIA. It makes port A an input port, port B an output port, control lines CA1 and CB1 active low-to-high, control line CA2 a brief

output pulse indicating input acknowledge (active-low after the CPU reads the data), and control line CB2 a write strobe (active-low after the CPU writes the data and lasting until the peripheral becomes ready again). INIT also enables the input interrupt on CAI and the output interrupt on CAI.

program sends it from the output buffer to = 1), or the product of some other device. If the input interrupt occurred, the program and sets the Data Ready flag (RECDF). If the output interrupt occurred, the program and clears the flag (OIE) that indicates the output device is actually ready (that is, an output interrupt has occurred at a time when no data was available). If data is available, the the VIA, clears the Character Available flag (TRNDF), sets the Output Interrupt flag (OIE), and enables both the input and the rupt was an input interrupt (bit 1 of the VIA interrupt flag register = 1), an output interrupt (bit 4 of the VIA interrupt flag register reads the data, saves it in the input buffer, determines whether any data is available. If not, the program simply clears the interrupt 6. IOSRVC determines whether the interoutput interrupts. The only special problem in using these routines is that an output interrupt may occur when no data is available to send. We cannot

(no data is available) and sets it after sending put interrupt has already occurred (a 0 valusolution is to simply clear the interrupt by reading the data register in port B. But nov indicating that the output device is ready har already occurred (and been cleared), so there is no use waiting for it. The solution is to es tablish an extra flag that indicates (with a 0 that the output interrupt has occurred with out being serviced. We call this flag OIE, the Output Interrupt flag. The initialization routine sets it initially (since the outpu device has not requested service), and the output service routine clears it when an out out interrupt occurs that cannot be serviced data to the VIA (in case it might have been can check OIE to determine whether the out indefinitely, creating an endless loop. The we create a new problem when the main pro gram has data ready to be sent. The interrup cleared). Now the output routine OUTCI ignore the interrupt or it will assert itsel indicates it has, FF hex that it has not).

Note that we can clear a VIA interrupwithout actually sending any data. We cannot do this with a 6850 ACIA (see Subroutine 11A and 11C), so the procedures there at somewhat different. This problem of unserviced interrupts occurs only with output devices, since input devices request servic only when they have data ready to transfer

INTERRUPTS 4.14

Entry Conditions	ditions		Exit Conditions
1. INCH: 2. INST: 3. OUTCH: accumulator 4. OUTST: 5. INIT:	none none character none	none character to transmit in none none	1. INCH: character in accumulator 2. INST: Carry flag = 0 if no character is available, 1 if a character is available 3. OUTCH: none 4. OUTST: Carry flag = 0 if output buffer is empty, 1 if it is full. 5. INIT: none
Title Name:	_	Simple interrupt VIA and a single PINTIO	t input and output using a 6522 ; e character buffer.
Purpose:	 9	This program consist perform interrupt draw a 6522 VIA. INCH Read a character. INST Determine input st buffer is empty). OUTCH Write a character. OUTST Determine output s buffer is full. INIT INIT INITIALIZE. INCH No parameters.	This program consists of 5 subroutines which 3 a 6522 VIA. INCH Read a character. INST Determine input status (whether the input 3 buffer is empty). Write a character. Write a character. Determine output status (whether the output 3 buffer is full). INIT INIT INIT No parameters. No parameters.
. Exit:		ister A	* character.

Carry flag equals 0 if input buffer is empty, ; 1 if character is available. OUTCH No parameters Carry flag equals 0 if output buffer is ; empty, 1 if it is full. No parameters.	INCH	1NCH 33 cycles if a character is available 12 cycles 0UrCH 83 cycles if the output buffer is empty and the VIA is ready to transmit 12 cycles 11 cycles 12 cycles 13 cycles 143 cycles 15 cycles 16 cycles minimum if the interrupt is not ours; 16 cycles minimum if the interrupt is not ours; 18 cycles to service a input interrupt 19 cycles to service a output interrupt	Program 194 bytes Data 7 bytes	DEFINITIONS VIA BASE ADDRESS VIA PORT B DATA REGISTER, WITH HANDSHAKING VIA PORT B DATA DIRECTION REGISTER VIA PORT A DATA DIRECTION REGISTER VIA AUXILIARY CONTROL REGISTER VIA PERIPHERAL CONTROL REGISTER VIA INTERRUPT FLAG REGISTER VIA INTERRUPT ENABLE REGISTER VIA INTERRUPT ENABLE REGISTER
	irs used:			VIA PORT 0C090H VIA-1 VIA+2 VIA+2 VIA+11 VIA+11 VIA+13 VIA+13
	Registers	Time:	Size	JEXAMPLE 6522 VIA VIABDR EQU VIABDD EQU VIABDD EQU VIAACR EQU VIAPCR EQU VIAPCR EQU VIAPCR EQU

APPLE IRQ VECTOR ADDRESS

OBFEH

IROVEC

JREAD A CHARACTER EQU.

S NOT AVALLABLE OF INTERRUPT SYSTEM ROM THE BUFFER NOW EMPTY ROM THE BUFFER	AG ER IS AVAILABLE	PT FLAG PUT STORE THE NEXT CHARACTER	BUFFER IS FULL WHILE LOOKING AT THE AVAILABLE (BUFFER FULL) (CE ALREADY REQUESTED TT FOR AN INTERRUPT TT FOR AN INTERRUPT TT FOR THE PORT NOW	ER IS IN THE BUFFER	P PLAGS
GET INPUT STATUS HAIT IF CHARACTER IS NG SAVE CURRENT STATE OF 13 SISABLE INTERRUPTS GET THE CHARACTER FROM INDICATE BUFFER IS NOW GET THE CHARACTER FROM GET THE CHARACTER FROM HESTORE FLAGS	IF DATA IS AVALLABLE) ;GET THE DATA READY FLAG ;SET CARRY FROM FLAG ; CARRY * 1 IF CHARACTER IS	SAVE STATE OF INTERRU SAVE CHARACTER TO OUT BUFFER TO EMPTY, THEN	GET THE OUTPUT STATEMATT IF THE OUTPUT SDISABLE INTERRUPTS SOFTWARE FLAGS GET THE CHARACTER STOOKE THE CHARACTER SINDICATE CHARACTER HAS THE OUTPUT DEVI	; restore flags BUFFER IS FULL) ;CARRY = 1 IF CHARACTER	JSAVE CURRENT STATE OF
INST INCH INCH RECDAT #0 RECDE RECDAT	STATUS (CARRY = 1 RECDF A	CHARACTER HP HA WAIT FOR THE CHARACTER	OUTST WAITOC WAITOC TRNDF TRNDF OUTCH	OUTDAT (CARRY = 1 IF TRNDF A	
JSR BCC PHP SEI LDA LDA FLP RTS	INPUT LDA LSR RTS	A CHARA PHP PHA :WAIT	JSR BCS SEI PLA STA LDA LDA LDA	JSR RTS RTS STATUS LDA LSR RTS	ALIZE PHP SEI
INCIL:	ireturn Inst:	;WRITE OUTCE:	WAITCC:	OUTCH1; ;OUTPUT	; INITIALIZE INIT: PHP SEI

INITIALIZE THE SOFTWARE FLAGS

;NO INPUT DATA AVAILABLE ;OUTPUT BUFFER EMPTY ;OUTPUT DEVICE HAS NOT REQUESTED SERVICE	AT INQ VECTOR IN NEXTSR	VECTOR TO OUR INPUT SERVICE ROUTINE SC+1	6522 VIA 00B ;SET PORT A TO INPUT 11B ;SET PORT B TO OUTPUT	iob ; Interrupt on a low to bigh of Cal (Bit 0 ; Output a low Pulse on Ca2 (Bits 13 = 10 ; Set Port B To ; Interrupt on a Low to high of CB1 (Bit 4 ; Handshare output mode (Bits 57 = 001)	01B ;SET AUXILIARY CONTROL TO ENABLE INPUT LATOR FOR PORT A ; FOR PORT A ;SET INTERRUPT ENABLE REGISTER TO ALLOW ; INTERRUPTS ON CAI (BIT 1) AND CB1 (BIT 4)) IRESTORE CURRENT STATE OF THE FLAGS		SERVICE ROUTINE SAVE REGISTER A BE SURE PROCESSOR IS IN BINARY MODE	STATUS: BIT 1 = 1 IF AN INPUT INTERRUPT AN OUTPUT INTERRUPT R ;TEST BIT 1 ;GOTO INPUT INTERRUPT IF BIT 1 = 1	;TEST BIT 4 ;GOTO OUTPUT INTERRUPT IF BIT 4 = 1
#0 RECDF TRNDF #0FFH OIE	THE CURRENT IRQVEC NEXTSR IRQVEC+1 NEXTSR+1	THE IRQ VECATOS IRQVECATOR IRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQVECTIRQ	ALIZE THE 65 #000000008 VIAADD #11111118 VIABDD	#100010108 Viapor	#00000001B VIAACR #0001001UB	VIAIER	IOSRVC	Interrupt	THE VIA S' 4 = 1 IF A VIAIFR #10B IINT	VIAIFR #1000B OINT
LDA STA STA LDA STA	SAVE LDA STA LDA STA STA	SET TILLON STA LUBA STA STA STA STA STA	; INITIALIZE LDA 400(STA VIA) LDA 411: STA VIA)	LDA STA	LDA STA LDA	STA PLP RTS	AIOS: , WORD	IOSRVC: PHA CLD	GET ; BIT ; LDA AND BNE	LDA AND BNE
							<	~ =		

;THE INTERRUPT WAS NOT CAUSED BY THIS VIA PLA JMP (NEXTSR) ;GOTO THE NEXT SERVICE ROUTINE	SERVICE INPUT INTERRUPTS		LDA FUFFI STA RECDF ;INDICATE WE HAVE A CHARACTER IN RECDAT JMP EXIT ;EXIT IOSRVC	SERVICE OUTPUT INTERRUPTS FREGISTER. THUS WE CAN CLEAR A 6522 INTERRUPT BY READING THE DATA FREGISTER. THUS WE CAN CLEAR AN OUTPUT INTERRUPT WITHOUT SERVICING IT OR DISABLING IT. HOWEVER, IF WE DO THIS, WE MUST HAVE A FLAG (OIE) THAT INDICATES THE OUTPUT INTERRUPT HAS OCCURRED BUT HAS NOT BEEN SERVICED. OUTCH CAN THEN USE THE OIE FLAG TO DETERMINE WHETHER TO SEND THE DATA IMMEDIATELY NOR WAIT FOR AN OUTPUT INTERRUPT TO SEND IT.	JINI: LDA TRNDF JGET DATA AVAILABLE FLAG BNE NODATA JBRANCH IF THERE IS NO DATA TO SEND JSR OUTDAT ; ELSE OUTPUT THE DATA JMP EXIT	NODATA: LDA VIABOR ; READ THE PORT B DATA REGISTER TO CLEAR THE ; INTERRUPT. LDA #0 ; INDICATE OUTPUT INTERRUPT HAS OCCURRED STA OIE ; BUT HAS NOT BEEN SERVICED	EXIT: PLA , RESTONE REGISTER A , RETURN FROM INTERRUPT	**************************************	OUTDAT; LDA TRNDAT ;GET THE CHARACTER STA VIABDR ;OUTPUT DATA TO PORT B LDA #0 STA TRNDF ;INDICATE BUFFER EMPTY	# OFFH ; INDICATE NO UNSF
-------------------------------------------------------------------------------------------------	--------------------------	--	-----------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------	----------------------------------------	---------------------------------------------------------------------------------------------------------------------	---------------------------

SAMPLE EXECUTION: SAMPLE EXAMPLE SAMPLE TO THE NEXT INTERRUPT SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE CONSTRUCT ANY INTERRUPTS SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPL

SC1102

BRK JMP ,END

Buffered Interrupt-Driven Input/Output Using a 6850 ACIA (SINTB)

Performs interrupt-driven input and output using a 6850 ACIA and multiplecharacter buffers. Consists of the following subroutines:

- 1. INCH reads a character from the input
- 2. INST determines whether there are any characters in the input buffer,
- 3. OUTCII writes a character into the output buffer.
 - 4. OUTST determines whether the output buffer is full.
- 5. INIT initializes the buffers and the 6850 device.
- 6. IOSRVC determines which interrupt occurred and provides the proper input or output service.

Procedures:

- 1. INCH waits for a character to become the input buffer, moves the head of the available, gets the character from the head of buffer up one position, and decreases the input buffer counter by 1.
- 2. INST sets the Carry to 0 if the input buffer counter is zero and to 1 if the counter is non-zero.
- 3. OUTCH waits until there is empty space in the output buffer (that is, until the output buffer is not full), stores the character at the tail of the output buffer, moves the tail of the buffer up one position, and increases he output buffer counter by 1,
- 4. OUTST sets the Carry flag to 1 if the output buffer counter is equal to the buffer's ength and to 0 if it is not,

I. INCH: A, F, Y

- 2. INST: A, F
- 3. OUTCHA, F, Y
- S. INIT: A, F

4. OUTST:A, F

Execution Time:

- 1. INCH: 70 cycles if a character is available
 - 2. INST: 18 cycles
- 3. OUTCH: 75 cycles minimum, 105 cycles maximum if the output buffer is not full and the ACIA is ready to transmit
- 4. OUTST: 12 cycles
- 89 cycles . E
- 6. IOSRVC: 73 cycles to service an input interrupt, 102 cycles to service an output interrupt, 27 cycles to determine the interrupt is from another device.

Program Size: 258 bytes

Data Memory Required: Seven bytes anywhere in RAM plus the input and output buffers. The seven bytes anywhere in RAM hold the input buffer counter (one byte at address ICNT), the index to the head of the input buffer (one byte at address HEAD), the index to the iail of the OCNT), the index to the head of the output input buffer (one byte at address ITAIL), the output buffer counter (one byte at address to the tail of the output buffer (one byte at buffer (one byte at address OHEAD), the index address OIE), and an Output Interrupt Enuble ling (one byte at address OIE). The input buffer starts at address IBUF and its size is IBSZ; the output buffer starts at address OBUF and its size 5. INIT clears the buffer counters, sets both the heads and the tails of the buffers to zero, sets up the interrupt vector, resets the ACIA by performing a master reset on its control register (the ACIA has no reset input), and places the ACIA in its required operating mode by storing the appropriate

that the main program stores it. Thus we have the following requirements for handling routine must send the data in the same order input: ACIA is ready to transmit data, although it value in its control register. INIT enables the nput interrupt and disables the output interrupt. It does, however, clear the output interrupt enable flag, thus indicating that the cannot cause an output interrupt.

he main program know that the ACIA is obtains a character from the head of the of the buffer up one position, and decreases oles both input and output interrupts and sets the Output Interrupt flag (in case that flag cates the ACIA is actually ready. The flag lets ready even through it cannot declare its eadiness by forcing an interrupt. If there is he output buffer counter by 1. It then enacurred, the program determines whether there is any data in the output buffer. If there data in the output buffer, the program buffer, sends it to the ACIA, moves the head rupt was an input interrupt (bit 0 of the ACIA status register = 1), an output interrupt (bit l of the ACIA status register = 1), or the interrupt occurred, the program reads the data and determines if there is room for it in the buffer. If there is room, the processor stores the character at the tail of the input buffer, moves the tail of the buffer up one position, and increases the input buffer counter by 1. If the output interrupt ocis none, the program disables the output interrupt (so it will not interrupt repeatedly) and clears an Output Interrupt flag that indi-6. IOSRVC determines whether the interproduct of some other device. If the input nad been cleared earlier)

Similarly, the output interrupt service The new problem that occurs in using ead the data in the same order in which the multiple-character buffers is the management of queues. The main program must nput interrupt service routine receives it.

11C BUFFERED INTERRUPT-DRIVEN I/O USING A 6850 ACIA (SINTB) 481

- The main program must know whether there is anything in the input buffer.
- 2. If the input buffer is not empty, the character is (that is, the one that was received main program must know where the oldest first).
- 3. The input interrupt service routing must know whether the input buffer is full.
- interrupt service routine must know where 4. If the input buffer is not full, the input he next empty place is (that is, it must know where it should store the new character).

requirements for the output buffer, although The output interrupt service routine and the main program have a similar set of the roles of sender and receiver are reversed.

ICNT to zero, the interrupt service routine (assuming the buffer is not full), and the main program subtracts I from it whenever it ing the buffer is not empty). Thus the main program can determine whether the input Similarly, the interrupt service routine can laining a counter ICNT. INIT initializes adds I to it whenever it receives a character removes a character from the buffer (assumbuffer is empty by checking if ICNT is zero determine whether the input buffer is full by checking if ICNT is equal to the size of the We meet requirements 1 and 3 by main-

We meet requirements 2 and 4 by maintaining two indexes, 1HEAD and ITAIL defined as follows: 1. ITAIL is the index of the next empty location in the buffer.

2. IEEAD is the index of the oldest character in the buffer.

zero. Whenever the interrupt service routine receives a character, it places it in the buffer INIT initializes IHEAD and ITAIL to Whenever the main program reads a Thus IHEAD "chases" ITAIL across the at index ITAIL and increments ITAIL by 1 character, it removes it from the buffer at suffer with the service routine entering (assuming that the buffer is not full). ndex HEAD and increments IHEAD by 1 (assuming that the buffer is not empty)

end (the head). The occupied part of the characters at one end (the tail) while the main program removes them from the other buffer thus could start and end anywhere. If either IHEAD or ITAIL reaches the physical end of the buffer, we simply set it back to zero. Thus we allow wraparound on the buffer; that is, the occupied part of the buffer could start near the end (say, at byte #195 of a 200-byte buffer) and continue back to the beginning (say, to byte #10). Thus IHEAD would be 195, ITAIL would be 10, and the buffer would contain 15 characters occupying bytes #195 through 199 and 0 through 9.

Exit Conditions 1. INCH: character in accumulator 2. INST: Carry flag = 0 if no characters are available, 1 if a character is available 3. OUTCH: none 4. OUTST: Carry flag = 0 if output buffer is not full, 1 if it is full 5. INIT: none	SINTB	This program consists of 5 subroutines which perform interrupt driven input and output using a 6850 ACIA. INCH Read a character.
r to		
Entry Conditions 1. INCH: none 2. INST: none 3. OUTCH: characte accumulator 4. OUTST: none 5. INIT: none	Name	Purposes

Determine output status (whether the output buffer is full). Determine input status (whether a character is available). Carry flag equals 0 if no characters are available, 1 if character is available. Carry flag equals 0 if output buffer is empty, 1 if it is full. to transmit OUTCH Register A = character OUTST Register A = character. Write a character. No parameters. No parameters. No parameters. No parameters. No parameters. No parameters OUTST Initialize. INST A,F OUTCH A,F,Y OUTST A,F Registers used: INCH A,F,Y Registers used: INCH A,F,Y A, F, Y A,F INIT A,F INCH INCH Entry: Exit:

11C BUFFERED INTERRUPT-DRIVEN VO USING A 6850 ACIA (SINTB) 48E

***	is available is output buffer is is ready to transmit; interrupt is not ours; output interrupt interrupt	i buffers	issume two buffers starting at and OBUF. The lengths of the index of the oldest index of the oldest index of the index of the oldest index of the index of the oldest is the index of the next empty is the index of the next empty is the index of the next empty is the index of the oldest index of the index of the oldest index of the index of the next one the service routine index of the next one the main program and OCNY is the number of bytes index of the oldest index of the oldest index of the buffer and index of the buffer index of the buffer index of the older index of the buffer index of the older index of the older index of the buffer index of the screen, index of at index on the screen, leaves off at index of the bottom.	•
A, F	INCH 70 cycles if a character is available INST 18 cycles OUTCH 75 cycles minimum, if the output buffer is not full and the ACIA is ready to trans OUTST 12 cycles INT 89 cycles 10SRVC 27 cycles minimum if the interrupt is not of cycles in service a input interrupt is not of cycles to service a output interrupt	Program 258 bytes Data 7 bytes plus size of buffers	The routines assume two buffers starting at addresses IBUF and OBUF. The lengths of the buffers in bytes are IBSZ and OBSZ. For the input buffer, IHEAD is the index of the oldest read), ITAIL is the index of the next empty element (the next one the service routine should fill), and ICNT is the number of bytes currently filled with characters. For the output buffer, OHEAD is the index of the oldest character (the next one the service routine should send), OTAIL is the index of the next empty element (the next one the service routine should send), OTAIL is the index of the next empty element (the next one the service routine should send), OTAIL is the index of the next empty element (the next one the main program should fill), and OCNT is the number of bytes ourrently filled with characters. Wraparound is provided on both buffers, so that the currently filled area may start anywhere and extend through the end of the buffer and back to the beginning. For example, if the output buffer is 40 hex bytes long, the section filled with characters could exetend from output buffer is 40 hex bytes long, the section filled with characters could exetend from output buffer is 40 hex bytes long, the buffer thus looks like a television picture with the vertical hold skewed, so that the frame starts above the bottom of the screen, leaves off at the top, and continues at the bottom.	
	Time:	Size:	Buffers:	

PLE 6850 ACIA PORT DEFINITIONS FOR AN APPLE SERIAL BOARD IN SLOT 1 BNE OUTCH2	; ACTUALLY READY ?	EXIT IF ACIA INTERRUPTS NO	
ARD IN SLOT 1		OUTCH2	
PLE 6850 ACIA PORT DEFINITIONS FOR AN APPLE SERIAL BOARD IN SLOT 1		BNE	
5	-	SEXAMPLE 6850 ACIA PORT DEFINITIONS FOR AN APPLE SERIAL BOARD IN SLOT 1	

NTERRUPTS
Q
$\overline{\alpha}$

3 3 4 4	JSR	Ourbar	FLSE SEND THE DATA TO THE PORT AND ENABLE; INTERRUPTS
007082	PLP RTS		;RESTORE FLAGS
TOUTPUT	STATUS		
: 1.51.00	CMP	#OBS2	is output buffer full? If ocnt >= Obsz Then CARRY = 1 INDICATING THAT THE OUTPUT BUFFER IS FULL LESE CARRY = 0 INDICATING THAT THE CHARACTER
•	RTS		FLACED IN 186
;INITIALIZE INIT:	3217		
	PHP SEI		;SAVE CURRENT STATE OF FLAGS ;DISABLE INTERRUPTS
	; INITIALIZE	LIZE THE SOFTWARE FLAGS	FLAGS
	STA		NO INPUT DATA
	STA STA STA	ITAIL OCNT OHEAD	INO OUTPUT DATA
	STA STA	OTAIL OIE	ACIA IS READY TO TRANSMIT (NOTE THIS !!)
	SAVE TELDA STA LDA STA	THE CURRENT IRQ VE IRQVEC NEXTSR IRQVEC+1 NEXTSR+1	VECTOR IN NEXTSR
	SET THI LDA STA LDA STA	E IRQ VECTOR TO O A10S IRQVEC A10S+1 IRQVEC+1	THE IRQ VECTOR TO OUR INPUT SERVICE ROUTINE AIOS IRQVEC AIOS+1 IRQVEC+1
	INITIALIZE	LIZE THE 6850 ACIA	4
	STA	#ULLB ACIACR	MASTER RESET ACIA
	STA	ACIACR	INITIALIZE ACIA MODE TO † DIVIDE BY 16 † 8 DATA BITS † 2 STOP BITS

		11C BUF	11C BUFFERED INTERRUPT-DRIVEN I/O USING A 6850 ACIA (SINTB) 48
			; OUTPUT INTERRUPTS DISABLED (NOTE THIS ; INPUT INTERRUPTS ENABLED
	PLP RTS		RESTORE CURRENT STATE OF THE FLAGS
A10S:	. WORD	IOSRVC	ADDRESS OF INPUT OUTPUT SERVICE ROUTINE
TUGNIT	OUTPUT	INTERRUPT SERVICE	ROUTINE
1 USKVC	PHA		SAVE REGISTER A BE SURE PROCESSOR IS IN BINARY MODE
	GET TI	THE ACIA STATUS: BI 1 = 1 IF AN OUTPUT	BIT 0 = 1 IF AN INPUT INTERRUPT T INTERRUPT
	LSR BCS LSR BCS	A IINT A A OINT	BIT 0 TO CARRY BRANCH IF AN INPUT INTERRUPT BIT 1 TO CARRY BRANCH IF AN OUTPUT INTERRUPT
	THE II	INTERRUPT WAS NOT C	OURS GOTO THE NEXT SERVICE ROUTINE
SERVICE	E INPUT	Ĩ	•
•	TYA PHA		SAVE REGISTER Y
	rGET TI LDA LDY	THE DATA AND STORE ACIADR ICNT	IT IN THE BUFFER IF THERE IS ROOM; READ THE DATA; IS THERE ROOM IN THE BUFFER?
	CPY BCS LDY	#IBSZ EXIT ITAIL	EXIT, NO ROOM IN THE BUFFER; ELSE STORE THE DATA IN THE BUFFER
	STA INY CPY	IBUF, Y FIBSZ	
- Least	PCC TDX	TINLT #O	;BRANCH IF NOT ;ELSE SET TAIL BACK TO ZERO
itiwiti	S-T-Y I NC JMP	ITAIL ICNT EXIT	STORE NEW TAIL INDEX INCREMENT INPUT BUFFER COUNTER EXIT IOSRVC
SERVICE OINT:	E OUTPUT	T INTERRUPTS	

;IS THERE ANY DATA IN THE OUTPUT BUFFER ?;BRANCH IF NOT (DISABLE THE INTERRUPTS);ELSE SEND A CHARACTER

OCNT NODATA OUTDAT EXIT

LDA BEQ JSR JMP

SAVE REGISTER Y

TYA PHA

INDEX TO HEAD OF OUTPUT BUFFER INDEX TO TAIL OF OUTPUT BUFFER OUTPUT INTERRUPT ENABLE FLAG INPUT BUFFER SIZE
1 1 1 80 1852
OTAIL BLOCK OTAIL BLOCK OIE BLOCK IBSZ EQU IBUF BLOCK
BLOCK 1

accumulator, less significant byte in register

none

1CLK:

3. CLKINT: none

starting address of clock variables it

more significant byte o

1. CLOCK:

Exit Conditions

Entry Conditions

1. CLOCK: none

3. CLKINT: none

2. ICLK:

and a calendar based on a real-time clock Maintains a time-of-day 24-hour clock interrupt, Consists of the following sub-

- 1. CLOCK returns the starting address of he clock variables.
- 2. ICLK initializes the clock interrupt and nitializes the clock variables to their default values.
- interrupt (assumed to be spaced one tick 3. CLKINT updates the clock after each

A long example in the listing describes a displays the date and time in the center of the puter. The routine prompts the operator for an initial date and time. It then continuously monitor screen. The routine assumes an time display routine for the Apple II cominterrupt board in slot 2.

Procedure:

- 1. CLOCK loads the starting address of (more significant byte) and index register Y stored in the following order (lowest address months, less significant byte of year, more the clock variables into the accumulator less significant byte). The clock variables are first): ticks, seconds, minutes, hours, days, significant byte of year.
- their default values (8 bytes starting at address DFLTS) and initializes the clock 2. ICLK loads the clock variables with interrupt (this would be mostly systemdependent).
- 3, CLKINT decrements the remaining lick count by one and updates the rest of the clock if necessary. Of course, the number of seconds and minutes must be less than 60 and the number of hours must be less than

YEAR are both zeros. If the current year is a number is necessary. The program must reinitialize the variables properly when car-24. The day of the month must be less than or an array of the last days of each month begins at address LASTDY. If the month is February (that is, month 2), the program must check to see if the current year is a leap year. This requires a determination of whether the two least significant bits of memory location leap year, the last day of February is the 29th, not the 28th. The month number may not exceed 12 (December) or a carry to the year ries occur; that is, TICK to DTICK; seconds, minutes, and hours to zero; day and month to 1 (meaning the first day and January, equal to the last day for the current month; respectively)

	_
Registors Used:	
1. CLOCK: A, F, Y	
2. ICLK: A, Y	
3, CLKINT: none	
Execution Time:	
1. CLOCK: 14 cycles	
2. ICLK: 166 cycles	
3. CLKINT: 33 cycles if only TICK must	
new year.	
Program Size:	
1. CLOCK: 7 bytes	
2. ICLK: 39 bytes	
3. CLKINT: 145 bytes	
Data Memory Required: 18 bytes anywhere in	
RAM. These include eight bytes for the clock	
variables (starting at address ACVAR), eight	
bytes for the defaults (starting at address	
DFLTS), and two bytes for the address of the	
next service routine (starting at address NEX-	
TSR).	

Result (after the tick): March 8, 1982 12:00.00 and DTICK ticks

These examples assume that the tick rate is DTICK Hz (less than 256 Hz - typical values would be 60 Hz or 100 Hz) and that the clock and calendar are saved in memory

Examples

That is,

(TICK) - DTICK (SEC) - 0 (MIN) - 0 (HOUR) - 0 (DAY) - 08 (MONTH) - 03 (YEAR) + 1982

number of ticks remaining before a carry occurs, counted down from

ocations TICK 2. Starting values are Dec. 31, 1982 11:59.59 p.m. and 1 tick left

That is,

day of month (1 to 28, 30, or 31,

hour of day (0 to 23) depending on month)

HOUR

DAY

minutes (0 to 59) seconds (0 to 59)

DTICK

month of year (1 through 12 for January through December)

MONTE

(SEC) - 59 (TICK) = 1

(HOUR) - 23 (DAY) = 31(NIIN) = 59

(YEAR) = 1982 (MONTH) - 12

1. Starting values are March 7, 1982.

current year

YEAR & YEAR + I

11:59.59 and 1 tick left.

(SEC) - 59

(TICK) 1

That is.

12:00.00 a.m. and DTICK ticks Result (after the tick): That is,

(TICK) - DTICK (SEC) - 0 O I (NIW)

(HOUR) = 0 (DAY) - 1

(YEAR) - 1982 (MONTH) - 03 (HOUR) - 23 (DAY) - 07 (MIN) - 59

(MONTII) = 1 (YEAR) = 1983

NTERRUPTS

492

22 cycles minimum if the interrupt is not ours; 33 cycles normally if decrementing tick; 184 cycles maximum if changing to a new year This program maintains a time of day 24 hour clock and a calendar based on a real time clock Register A = High byte of the address of the time variables. Low byte of the address of the time variables. Returns the address of the clock variables Initialize the clock interrupt Real time clock and calendar CLOCK bytes bytes Register Y 166 cycles 14 cycles ICLCK Program 191 Data 18 interrupt, None None CLKINT None CLOCK CLOCK CLOCK ICLK Registers used: All Purpose: Title Name: Entry: Exit: Time: Size:

;SAVE REGISTER A ;BE SURE PROCESSOR IS IN BINARY MODE LOOK AT THE INTERRUPT REQUEST BIT BRANCH IF IS OUR INTERRUPT RESTORE REGISTER A HAS NOT OUR INTERRUPT, TAY NEXT SERVICE ROUTINE HERE SHOULD BE CODE TO INITIALIZE INTERRUPT HARDWARE INITIALIZE CLOCK VARIABLES TO THE DEFAULT VALUES ;SAVE FLAGS ;DISABLE INTERRUPTS RESTORE FLAGS CHECK IF THIS IS OUR INTERRUPT THIS IS AN EXAMPLE ONLY CLKPRT IRQ VECTOR TO CLKINT CURRENT IRQ VECTOR PROCESS OUR INTERRUPT INITIALIZE CLOCK INTERRUPT ICLK: HANDLE THE CLOCK INTERRUPT CLKINT: DFLTS-1, Y CLKVAR-1, Y IRQVEC+1 NEXTSR IRQVEC+1 IRQVEC ACINT+1 (NEXTSR) IRQVEC NEXTSR #CLKIM OURINT ICLK1 ACINT SET EXIT PLP RTS STA LDA LDA STA LDA STA LDA STA ICLK1:

BRANCH IF TICK DOES NOT EQUAL ZERO YET FEXITI RESTORES ONLY REGISTER A

TICK EXIT1

DEC

OURINT:

;SLOT 2 10 LOCATION OF AN INTERRUPT BOARD ;BIT 6 = INTERRUPT REQUEST BIT ;NOT ZERO = TRUE

ZERO = FALSE

RETURN ADDRESS OF THE CLOCK VARIABLES CLOCK:

ACVAR+1 ACVAR

LDA LDY RTS

APPLE IRQ VECTOR

03FEH OCOAOH

OFFH

. EQU

FALSE: TRUE;

CLKPRT: CLKIM: RQVEC:

GET ADDRESS OF CLOCK VARIABLES

DTICK TICK

LDA STA

RESET TICK TO DEFAULT VALUE

ISAVE X AND Y NOW ALSO TYA TYA PHA

P.X.P

	SECONDS = 60 ? EXIT IF LESS THAN 60 SECONDS FELSE ; ZERO SECONDS, GO TO NEXT MINUTE	;MINUTES = 60 ? ;EXIT IF LESS THAN 60 MINUTES ;ELSE ; ZERO MINUTES, GO TO NEXT HOUR	HOURS = 24 P FEXIT IF LESS THAN 24 HOURS ELSE 7 ZERO HOURS, GO TO NEXT DAY	GET CURRENT MONTH DAY = LAST DAY OF THE MONTH ? EXIT IF LESS THAN LAST DAY	2 29TH OF FEBRUARY) FIS THIS FEBRUARY BRANCH IF NOT FEBRUARY IS IT A LEAP YEAR? BHANCH IF YEAR IS NOT LEAP YEAR	A LEAP YEAR SO 29 DAYS NOT 28 DAYS SEXIT IF NOT 29TH OF FEBRUARY	CHANGE DAY TO 1, INCREMENT MONTH DONE WITH DECEMBER ? EXIT IF NOT LELSE ; CHANGE MONTH TO 1 (JANUARY)
PHA	INCREMENT SECONDS INC SEC LDA SEC CMP #60 -BCC EXIT LDY #0 STY SEC	INCREMENT MINUTES INC MIN LDA MIN CMP #60 BCC EXIT STY MIN	; INCREMENT HOURS INC HOUR LDA HOUR CMP #24 BCC EXIT STY HOUR	;INCREMENT DAYS INC DAY LDA DAY LDX MONTH CMP LASTDY-1,X	:INCREMENT MONTH (HANDLE CPX #2 BNE INCMTH	JTHIS IS A FEBRUARY AND LDA DAY CMP #29 BEQ EXIT	LDY #1 STY DAY INC MONTH CMP #13 BCC EXIT STY MONTH
	·						INCMTH:

11D REAL-TIME CLOCK AND CALENDAR (CLOCK)

;INCREMENT LOW BYTE	;RETURN FROM INTERRUPT	EACH MONTH JANUARY EXCEPT LEAP YEARS MARCH MAY JULY SEPTEMBER SEPTEMBER OCTOBER DECEMBER DECEMBER	RESS OF FILD C THROUGH CANUARY SECONDS MINUTES MOUTH YEAR	ADDRESS OF THE CLOCK INTERRUPT BENTILE ROUTINE
INCREMENT YEAR INC YEAR BNE EXIT INC YEAR+1	RESTORE REGISTERS PLA PLA PLA PLA	THE LAST DAYS OF BYTE 31 BYTE 30 BYTE 31 BYTE 30 BYTE 31	WARIABLES WORD CLKVAR BLOCK 1 BLOCK 1 BLOCK 1 BLOCK 1 WORD 0 WORD 0 BYTE 60 BYTE 0 BYTE 0 BYTE 1 BYTE 1 BYTE 1 BYTE 1 BYTE 1	_
1 I NC 1 NC 1 NC 1 NC 1 NC	EXIT: ;RES PLA PLA TAX PLA	ARRAY OF THE LASTDY: BYTE BYTE BYTE BYTE BYTE BYTE BYTE BYT	ACVAR: WORD CLKVAR: WORD CLKVAR: BLOCI SEC: BLOCI MIN: BLOCI DAY: BLOCI DAY: BLOCI MONTH: BLOCI MONTH: BLOCI DAY: BLOCI WIN: BLOCI DAY: BYTE DEFAULTS DFLTS: BYTE DEFAULTS DFLTS: BYTE DEFAULTS DMIN: BYTE	

						·	
				- 21 200 7			
TTO TICK TTO SECONDS TTO MINUTES TTO DAX TTO DAX TTO MONTH	ZERO TEMPORARY FOR THE CLOCK VARIABLES IESS	E CHARACTER MONITOR CURSOR HORIZONTAL POSITION MONITOR CURSOR VERTICAL POSITION MONITOR HOME ROUTINE MONITOR VIAB ROUTINE MONITOR CHARACTER INPUT ROUTINE MONITOR CHARACTER OUTPUT ROUTINE MONITOR CHARACTER OUTPUT ROUTINE	ALIZE	D/YY UR;MIN;SEC	AND CLEAR SCREEN	CH IF END OF NESSAGE CHENT TO NEXT CHARACTER IT CHARACTER THROUGH APPLE MONITOR NUE	
		EXAMPLE		S DATE AND TIME MM/4 OMPT			FREAD THE TIME STRING
VARIABLE X: . EQU EQU EQU EQU EQU EQU R: . EQU	zero tempo .equ	E EQUATES . EQU . EQU . EQU . EQU . EQU . EQU . EQU . EQU	; Jsr		JSR LDA STA	EDY EDA INC USR	, READ THE
	E OFFSETS ; OFFSET TO 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	VARIABLE OFFSETS ; OFFSET TO ; EQU 4 ; OFFSET TO ;	VARIABLE OFFSETS 1. EQU	VARIABLE OFFSETS 1. EQU	VARIABLE OFFSETS 1. EQU 0 1. SEQU 1 1. SEQU 1 1. SEQU 2 1. SEQU 3 1. SEQU 4 1. SEQU 4 1. SEQU 4 1. SEQU 5 1. SEQU 5 1. SEQU 5 1. SEQU 6 1. SEQU 6 1. SEQU 0D0H 1. SEQU 0D0H 1. SEQU 1BH 1. SEQU 1BH 1. SEQU 1BH 1. SEQU 1BH 1. SEQU 0FC58H 1. SECU 0F	VARIABLE OFFSETS 1. EQU	VARIABLE OFFSETS 1. EQU

READ A LINE INTO THE APPLE LINE BUFFER A 2004. RETURNS WITH LENGTH IN X GET NEXT NUMBER FROM INPUT LINE INITIALIZE LINE INDEX TO ZERO SET HIGH BYTE OF YEAR ADD 1900 TO ENTRY
SET LOW BYTE OF YEAR ;INITIALIZE VARIABLES FOR READING NUMBERS
STX LLEN
LDA #0
STA LIDX : INITIALIZE GET THE ADDRESS OF THE CLOCK VARIABLES
JSR CLOCK
STA CVARS+1
STY CVARS
STY CVARS PENABLE INTERRUPTS SET MONTH GET MONTH
JSR NXTNUM
LDY #OMTH
STA (CVARS),X JGET YEAR

JSR NXTNUM

LDY #OYEAR

CLC
ADC CEN20
STA (CVARS),Y
CLDA CEN20+1
ADC GEN20+1
ADC #0
INY
STA (CVARS),Y
STA CVARS),X GET HOUR
JSR NXTNUM
LDY #OHR
STA (CVARS),Y GET MINUTES
JSR NXTNUM
LDY #OMIN
STA (CVARS),Y JGET SECONDS
JSR NXTNUM
LDY #OSEC
STA (CVARS),Y JENABLE INTERRUPTS CLI NXTNUM #ODAY (CVARS),Y RDLINE GET DAY
JSR N)
LDY #C JSR

JHOME AND CLEAR THE SCREEN

498 INTERRUPTS

PRINT A SPACE BETWEEN DATE AND TIME ;SET CURSOR VERTICAL POSITION ;SET CURSOR HORIZONTAL POSITION ;POSITION CURSOR ; NORMALIZE YEAR TO 20TH CENTURY ; PRINT THE NUMBER PRINT A SLASH PRINT A SLASH PRINT A COLON PRINT A COLON ;LOOP PRINTING THE TIME EVERY SECOND ;MOVE CURSOR TO LINE 12 CHARACTER 12 PRINT SPACE AS DELIMITER #OMTH (CVARS),Y PRTNUM (CVARS),Y #OSEC (CVARS),Y PRTNUM (CVARS), Y PRT'NUM (CVARS), Y CVARS), Y PRTNUM #":" WRCHAR #"/" WRCHAR WRCHAR POYEAR PRTNUM WRCHAR WRCHAR MINUTES PRINT SECONDS #ODAY CEN20 IOM I N 10HR WTAB PRINT HOURS PRINT MON'TH PRINT DAY PRINT LDA

				TIME		
1SAVE IN CURRENT SECOND	BRANCH IF OPERATOR PRESSES A KEYGET SECONDS	;WAIT UNTIL SECONDS CHANGE;CONTINUE	OPERATOR PRESSED A KEY - DONE IF ESCAPE, PROMPT OTHERWISE	GET CHARACTER IS IT AN ESCAPE? BRANCH IF IT IS, ROUTINE IS FINISHED ELSE PROMPT OPERATOR FOR NEW STARTING	;CURSOR TO HORIZONTAL POSITION 0	MOVE CURSOR TO LINE 13 BELOW DISPLAY ;CONTINUE AGAIN
HOSEC (CVARS), Y CURSEC	X X	CONSEC WAIT LOOP	PERATOR PRESSED A KEY	R RDCHAR P 1ESC DONE PROMPT	A #0 CH	
LDY LDA STA	CHE JSR BCS LDA	DEC JAP	10°	JSR CMP BEQ JMP	LDA STA LDA	STA JSR BRK JMP
14 J			RDKEY:		DONE:	

PURPOSE: DETERMINE IF OPERATOR HAS PRESSED A KEY EXIT: IF OPERATOR HAS PRESSED A KEY THEN CARRY = 1 CARRY = 0 ROUTINE: KEYPRS ELSE ENTRY: NONE

经收收的分割证据代价的证据的现在分词使用的现在分词形式是是有证明的

KEYPRS:

REGISTERS USED: P

READ APPLE KEYBOARD PORT MOVE BIT 7 TO CARRY CARRY IF CHARACTER IS READY ELSE 0 0C000H PLA ASL

; WAIT UNTIL SECONDS CHANGE THEN PRINT AGAIN; EXIT IF UPERATOR PRESSES A KEY

A CHARACTER		RCHAR #0111118	;APPLE MONITOR RDCHAR
A CHARACTER A = CHARACTER P **********************************	PLA TAX PLA TAY PLA RTS	αιτιττο. ×'Hεοι	FZERO BIT' / FZTORE CHARACTER IN STACK SO FRESTORE D' KEGISTER A FRESTORE A, X, Y
103H,X #10000000B ;SET COUT ;OUTE	;************; ;ROUTINE: WRCHAR ;PURPOSE: WRITE A ;EXIT: NONE ;EXIT: NONE ;#************************************	A = CHARACTER A = CHARACTER P	SAVE
		.03H, X 10000000B OUT	GET REGISTER A BACK FROM STACE; SET HIT ? GOUPPUT VIA APPLE MONITOR BESTORE A X V
	*****		ives tone n, n, i

JSR GETCHR JECIMAL DIGIT IS FOUND (A CHARACTER BETWEEN 30H AND 3 JSR GETCHR JERT NEXT CHARACTER BETWEEN 30H AND 3 JSR GETCHR JEXIT IF END OF LINE CMP #*9**1 JWAIT IF LESS THAN "0" JWAIT IF GREATER THAN "9" JNUM = LOW BYTE OF NUM * 2 JREGISTER X = HIGH BYTE OF NUM * 2 ;REGISTER A = LOW BYTE OF NUM * 8 ;NUM + 1 = HIGH BYTE OF NUM * 8 ;(NUM * 8) + (NUM * 2) = NUM * 10 GET NEXT CHARACTER
; NORMALIZE THE CHARACTER TO 0,,9 CALL THE APPLE MONITOR GETUNI ROUTINE: NXTNUM
PURPOSE: GET A NUMBER FROM THE INPUT LINE IF ANY
IF NONE RETURN A 0
ENTRY: LLEN * LENGTH OF THE LINE
LIDX * INDEX INTO THE LINE OF NEXT CHARACTER
EXIT: REGISTER A = LOW BYTE OF NUMBER
REGISTER Y * HIGH BYTE OF NUMBER
LIDX * INDEX OF THE FIRST NON NUMERICAL CHARACTER SAVE CHARACTER ON STACK JINITIALIZE NUMBER TO 0 ADD THE CHARACTER TO NUM MULTIPLY NUM BY TEN #00001111B FOUND A NUMBER GETLN1 NUM+1 NUM NUM+1 #0 NUM NUM+1 NUM+1 A NUM+1 NUM+1 NUM+1 REGISTERS USED: ALL X O X NCM XOX. LOA STA STA LDDA STA STA STA STA STA STA STA JSR RTS PHA NXTNUM: GETNUM: ROLINE:

N C N

GETNM1

BCC

	("6" GNA "0" K		* 1 TO
	E "0" GIT (BETWEEN		WITH CARRY INE (LIDX >*
	EXIT IF END OF LINE; EXIT IF LESS THAN "0"; STAY IN LOOP IF DIGIT	RETURN THE NUMBER	E LINE GET EN EN EN : INDICATE GET WITH CARRY = 1 TO : INDICATE END OF LINE (LIDX >= LLEN) : OTHERWISE, CARRY IS CLEARED
		RETURN	**************************************
NUM+1	THE NEXT CHARACTER GETCHR EXITNN #"0" EXITNN #"9"+1 GETNUM	NUM NUM+1	######################################
1NC	LOSE LOSE BECS CAP BCC CAP CCC	AN: LDA LDY RTS	######################################
GETNMI		EXITIN	; *****; ; PURPOSE ; ENTRY: ; EXIT: ; REGISTE ; ******;

"ENTER DATE AND TIME ",CR," (MM/DD/YR HR:MN:SC)? ",0

| INDEX INTO MESSAGE
| NUMBER | ILENTH OF INPUT LINE |
| STUNDEX OF INPUT LINE |
| STUNDEX OF INPUT LINE |
| STUNDEX OF INPUT LINE |
| STUTH CENTURY |
| CURRENT SECOND MAKE REGISTER A AN ASCII DIGIT INITIALIZE Y TO "0" - 1; Y WILL BE THE 10'S PLACE ; OUTPUT 10'S PLACE OUTPUT 1'S PLACE INCREMENT 10'S SAVE 1'S FREG Y * 10'S PLACE
TAX
TYA
JSR WRCHAR
TXA
JSR WRCHAR
TXA
STS #10 DIV10 #10+"0" 1-0-1 CR .EQU MSG .BYTE MSGIDX .BLOCK LLEN: .BLOCK LLEN: .BLOCK CEN20: .WORD CURSEC: .BLOCK PDATA SECTION LDY INY SBC BCS ADC PRTNUM: DIV10:

; PROGRAM END.

GET CHARACTER
;CLEAR BIT 7
;INCREMENT TO NEXT CHARACTER

200H,Y #0111111B

TAY LDA AND INY STY

LIDX

; CARRY IS STILL CLEARED

ROUTILE: PRINT A NUMBER BETWEEN 0..99 ; FURPOSE: PRINT A NUMBER BETWEEN 0..99 ; ENTRY: A = NUMBER TO PRINT ; EXIT: NONE ; REGISTERS USED; ALL; ; REGISTERS USED; ALL;

RTS

EXITGC:

カンス

Appendix A 6502 Instruction Set Summary

Copyright 1982 Synertek, Inc. Reprinted by permission

Table A-1. 6502 Instructions in Alphabetical Order

	And I was I have	1	1	1	110,000	-		11 100 7461	_	ļ	Ľ	1	1	1	_	1		137	_	;	Ľ	;	Ľ	81.411.01		1) page (1)	1	-	j÷.		1040-1-04 1-00-1	į	i	
30000100	P(441-48)	ð	ž	3	Š		ô	*	3	2	*	-	V 40	Z	ð	Z	6	ž	OP N	• }	N 40		N dO	Z	è	10 N 10 W	Š	8	•	z	2 C	-	2	>
A D C	A . M . C . A 141111 69 7	8	-	•	→		:	-		<u> </u>		H	3	-	4 11 C 9		2 35	_	2	-	2.0				├-			-		Ŀ	-	'		٠.
0 × ×		S 2 2 51 (1)	~	-	7		×	7 7 7		-			ž	21 6 2 31 8	=		2 15 4 7 30	÷	9	1 39	38	÷	_				_	_	-	•	į	,		÷
154	9			•	4	7	1	~	S 2 0A 2	-			_				*	÷	3 16 1 3	-	_	-	_							`	;	,		
221	BRANCH ON C-6 131	_		_			_			_			_	-	_	-	_			-	Ξ	-	3	~	~	_		_		1	;	į.	1	1
809	BRANCH ON C+1 128	_			-		_			_		-						Н		\exists		-	2		-	\exists		7	4	١		1	•	Ţ
0 E G	BRANCH ON Z-1 122			١	-		Г	۲.		H		<u> </u>		L						Е			•	Fe 2 2	~			-		,	;		:	
-	* ^ 4		_	~	ž	:		7	_			-	_				_	-	_	_				_	_		_		-	ź		r	1	3
ž	BRANCH ON N-1 (2)	_	_					_	_	-	_				_				Ξ	_		-	R	^	_		_		-	1	,	•	•	
2	BRANCH DN 2-6 (2)	_			_	_			_		_		_		_	_	_	_	_	_		-	ð	_	~		_			,	'	1	÷	1
9	BRANCH ON N-8 (2)	Ţ			_			-		-		-			لِّـــ	_	Д	_		-		-	=	2	4	_[_ i	Ť	÷	<u>. </u>	1	1	-	Ţ
A A	Sat fig A-11			-	_			_		-	2	-	_	_	_	_	_	_		_	_	_					_	_		ı	1	•		
2 × 6	BRANCH ON V-6 (2)	_			-	_					_		_	_		_	Ξ	_	_	_	_	_	3	3	P-	_	_		_	_	:	,	4	,
3	BRANCH ON V-1 131	_		_	_						_		_			_	_	_	_	_		_	2	2 2 2	~	_	_			•	:	١	r	-
213	3-0				-				_		÷	~	_	_	_	_	_	_			_	-		_			_			<u>.</u>	-	t	٠	-
013	0-				4			-		-	å	1 2		1	4		_	1	Į		_	+	4	_	+	4		+	+	٠	;	1	•	ī
173	-, -	Ĺ	Ξ	-	_		_		_		-	-	_		_	_		_		_	_		_		-			_		1	† }	•	ı	,-
٠,٠	> 1		_				_	_	_		-	÷	_	_	_	_	_	_		_							_	-	-	1	1	*	ŧ	-
31.0	¥:M: 4:	111 CB 2 2 CD 4	~	÷	-	4	5	2	_			_	ű	Ĩ	<u> </u>	=	C. 6 2 0146 2 054 3 2 00 4 3 09	-	8	=	8	7	_					_	-	<u>.</u>	;	1	ı	,
CPX	‡ *	ü	~	"	E # 2 2 5C 4	~	5	~	_			_		_									_		_	_	_				•		1	-
Ç	#.X	Ü	7	쒸	8	듸	3	-	4	-		1	4	┪	-	#	7	1	Ţ	+	4	1	1	†	+	7	1	t	+	1	1	- 1	٠Ĭ	1
1 E C		_	_	ب	9	7	ö	-	_		_	_					8	*	3	3	_		_	-	_					_		,	•	,
X 30	X-1-X	_			-	_	_		_	-	<u>र</u>	-	_	_	_	_		_						_	_			_	-	>		1	•	ł
) I (* • • •	_	_	_		_		-	_	_	ì	~	_	_		_				_			_		_	_	_	_		_				
E 0 A		1 4 2 2	5	÷	•	-	*	_	_	_	_	_	Ξ	•	<u> </u>	Ξ	4	•	9	=	8	-	_		-	-	_	_	-	`		•	•	
2	¥. []		_	-	9	-	3 86 6	7		_		_	_		-		9	ø	2 6 6 7 3	=	_[_			+	4		7	÷	┧	1	1	1	-1
ž	X 1 - X	Ļ.		_	\vdash					_	£ 8 3	-	_			_	_	_		_		_	_		_			_			,	1	+	
ž	<u> </u>	_	_	_		_	_	_	_		3	5	_	_			_	_	_	_			_		_	_		_	_	`		ι	•	-
į	JUMP TO NEW LOC	_		Ť	÷	1		_		_	_	_				_	_		_	_				_	•	<u>.</u>	-	_	-		'	٠	r	.
£ 57	IS A PA 23 JUNE SUB		Ξ	_	*	7		_	_	_		_		_		_	_			_	_	_	_		-	-	_	_		_	1	١		-
¥ 0 1	∓ - ≯	111 49 2 2 40 4 3 45 3 2	~	È	<u>*</u>	=	4	-	_			\exists	핔	•	اةِ		A. 6 2 81 5 2 85 4 2 80 4 3 89 4 3	-	읿		3		_	7	H	\exists	⇉	┪	┥	싴		١,	١	7

506 6502 ASSEMBLY LANGUAGE SUBHOUTINES

Table A-1. 6502 Instructions in Alphabetical Order (Continued)

Chepitate (nati	> Q + D Z				1 1 1 1	1 1 1		1 1 1		RESTORED			MESTOMEDI	1 1 1 1	7 - 7 - 7				1 1	1 1 1 1	, , ,		1		1 1 1			- NOT MODIFIED	My sat LAGNY BIT 3	M, ME MONY BIT 6	N MANIETA OF CLOCK		HUMBER OF BY 14.5
C 1 1 1 1	•	7 94	•	-		-		-	_		,	`			-	•	_	-	-	2 4 2			<u>`</u>	-	<u>`</u>	_	•	- NOT &	My sae sao	M, ME MO	N HOADBE	N CYCLES	•
- N1111Ped	M 40 a M 40 a M		_			-			_			-		_	-	_			-	_					_	_		904	- SUBTRACT	ONA C	NO >	A EXELUSIVE OR	4 MODIFIED
1 44 1 11111	Ť		4 2 BC 4 3	8 2 SE 7 3		4 7 10 4 3 18		_			6 2 36 7	6 2 26 2 3		_	6 2 FE 4 2 FD 4 3 FE 4				4 2 90 6 3 99		~	_		_	_						A ADDHESS	HILE	
1			•	3		4 7 11 6 7 16	-	_	_	_	*	92	_		£1 6 2 F1 6 2 FE	_			6 7 91 6 7 95		2				_				•	ACCUMULATOR	M MEMORY PER LEFECTIVE ADDRESS	M, MEMORY PEN STACK POINTER	
1014	OF N A OF N AO		_		3	Ξ	4.8	1	3	30		-	:	3	-	~	F8.2 1	76 2 1	•	_	_		787	2 4	~ ~	- V	- P.	N X JONI X	v INDEX v	A ACCUA	Det ave an	Ms MEMO	
11 (184 (11)	4 OF M = OF N	3 46 3 2	2 7 77 7	1 66 5 2 4 7 3		3, 95 3, 2		_		_	3 26 5 2 24 2	г 3		_	3 €6.3 2	_			2 62 7	3, 86 3 2	3 84 3 3				_			1556	IME PAGE	FFEHENT PAGE		_	ZERO HESULT
314.000 10.000	N 0 .	(1) AZ 2 2 AE 4	11) Ac 2 2 AC 4	-	_	5 2 2 80 4 3		_			3.6	_	_		(1) 29 2 2 60 4 3	_			2	*	• O			-		_		DUNDARY IS CHO	H OCCUMS TO S	H OCCURS TO D		FLAG IS INVACI	CHECKED FOR
	Miles de	× . 3	- A- 1	0 4 6 C 4.8	NO OPERATION	4.77.4	A M. S-1 - S	\$-1-\$ #1-4	Y . IM \$ - 1 . 5				(See Fig. A. 1) RIAN IN	IS F. & A-ZI RIAN SUB	A-14-C-A	3.1	0.1	1-1-	7. <	3 .	3	× · •	¥ · 4	2 . 1	¥ 1	× .5	٧. ٧	II. ADD 110 "N" IF PAGE BOUNDARY IS CHOSSED	IS ADD 3 YO "N" IF BRANCH DECLINS TO SAME PAGE	GOD 2 TO INTIF BHANCH OCCURS TO DIFFERENT PAGE	ISL CARRY ADT - BORROW	14] IF IN DECIMAL MODE 2 FLAG IS INVACID	ACCUMULATOR MUST BE CHECKED FOR ZERO HESULT
		3 3	10 / 1	18.8	202	4 4 0		-		5	ROL	HOR	-	8 . 5	200	SEC	5 (0)	36.	4 Y L S	×	S 1 . x	T A K		15.4	× × ×		1 4 4	II. ADS	30 10	302	E C48	=	37

Table A-2, 6502 Operation Codes in Numerical Order

3	•	•	-	-	•	*	•	-	•	٠	•	•	•	•	•
•	_						_								
-	401. ABI	-	1	ADL ABL R	164 481	T YEAR IS	104 101		7		FOR ARE	. 1	156.001	DEC BA B	107.56
•	80118	OR4 486. N 464 486.	10 4 G M 4	AND AME, B. ADL. ABL.	104 AB1 104 AD2	MORAGE, IL LOS AND.	187 357	ADC-DOL H	****	Tra Age, A	10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	LOVAGE B LOLASE K UBLASE	Charact Left and	Curves a DECAME.	200 April
u			24 T 74		1	_	-		217 ABI		167 (0)	LOV AME. B	2 A A B		20.484
•				_		•									
*	111		4 70		4 497		4 101		11.	TK0		ž	3		1
•	11.18	Dan And of	A COL	* ***	-	-	A D.C. 1644	A BEAM		87 A.M. V TX8	1.04 144	LDA-MB, V PER	- Annia	Centar v	Sec. see
•	,	5.6	2	225	d E	â	·	i	à	:	:	ě	1	3	-
-															
•	150	Date 2 News Add 2. Cap. 11	MOI 2 7 mg	1	- T. T. C.	1 4 4 7 PM	1.75	_	???	1	COL LIVE		Dec 2.0-	DEC LPANE	100
•	Date & Case ASI & PAGE	DAL 2 7.00	AND I Par MOI 2 7-4	AMBERNATION APPLE	THE PARTY OF THE	100 LPast x 4.58 LPast	400 2 Page 1 245	1142 397	P-7715 P-7715 P-7716	*** **** *** *** *** *** ***	10' L'ne Link in the l'On L'ne	LOV &. See. X LOA 2 3 mes LOA & 9 my	Person desired deliver	CAM 2.5 cm 1 04C 2.5 cm	A
•		_		-				_	?	1	10, 11,	×	20.5		27.7.4.5
-															_
~				•							Per 101				
-	9	DEA ING V	T Garage	A COM DATE	TOW IND B	P Gal	- Di 10 -	4 d 4 2 4	114 mp 1	41.0 MG. 4	1 gw vg	LOW MO. Y	201	9	200.000
	Ĺ	_	_			_	_		_	-	101	-	-	-	1000

APPENDIX A 6502 INSTRUCTION SET SUMMARY 50

Table A-3. Summary of 6502 Addressing Modes

A. ACCUMBLATOR - OW BYTE INSTRUCTION OFFRATING ON THE ACCUMULATOR
R. AGE, K. P. FORGE V. ELEGO ACCUMBLED - THE SECOND BYTE OF THE INSTRUCTION IS
ALOUGH TO THE MOTE ICAMAY IS UNIOPICED TO FORM THE LOW ORDER BYTE OF THE
EA. THE MOTH ORDER BYTE OF THE EASTERN HIND. BI. HINDER ALD INIDIRECT - THE SECOND BYTE OF THE HASTINGTION IS ADDED TO THE X HORE, DISCARDING THE CARRY THE RESULTS POWER TO A LOCATION ON PAGE ZERO WHICH COUNTERS THE B LOW ONDER BITS OF THE ZEA THE WEXT SYTE CONTAMENT THE BLUID GROBER BITS. HIND. Y. HINDINECT INDUCE E. THE SECOND BYTE OF THE HISTRUCTION POINTS TO A LOCA TION IN PAGE ZEND THE CONTENTS OF THIS MEMORY LOCATION IS ADDED TO THE YENDER THE OWN PORCE FIGHT BITS OF THE RAING THE CANRY FROM THIS OFFERT OF THE CANRY FROM THIS OFFERT OF THE WEXPACT ETHOLOGY. THOU THIS OFFERT SOFTER WEXPACT SEND LOCATION, THE RESULTS MEING THE BING DOTINE OF THE REXTENDENT SENDER. MM SMAEDIATE ADDRESSING - THE DACHAND IS CONTAINED IN THE SECOND BYTE OF THE INSTRUCTION THE EFFECTIVE ADDRESS THE THIND BYTE CONTAINS THE & Z. PAGE - ZERO FAGE ADDRESSING - SECOND SYTE CONTAINS THE B LOW URDER BITS OF THE EFFECTIVE ADDRESS THE BINGH OHDER BITS ARE ZERO. ARS, R. ABSOLUTE INDEXED. - THE RFFECTIVE ADDRESS IS FORMED BY ADDING THE UNDEX FO THE SECOND AND THIRD BYTC OF THE INSTRUCTION ARS ABSOLUTE ADDRESSING - THE SECOND RYTE OF THE INSTRUCTION CONTAINS THE B LOW CONDER BITS OF THE EFFECTIVE ADDRESS THE THIND BYTE CONTAINS THE B-LICH QUOINED BITS OF THE EFFECTIVE ADDRESS.

racters

Table A-4. 6502 Assembler Directives, Labels, and Special Chainssembler directives
OPTIONS ARE (OPTIONS LISTED FIRST ARE THE DEFAULT VALUES). NOC ICOU OR (NIT) — DO NOT LIST ALL, INSTRUCTIONS AND THEM USAGE NOD GENEN — DO NOT GENENATE WORE THAN ONE LINE OF, CODE FOM ASCIL STRINGS, KARE INOXI — PRODUCE & CROSS REFERENCE LIST IN THE SYMBOL TABLE.

THE HOUSE - CREATE AN ASSISTANCE OF DELECT OUTPUT FILE.

ILIS MOUL - PRODUCE & YOUR SESSIBLE NO STATE

ILIS MOUL - PRODUCES AN ADDRESS I? BYTESI IN MEMORY EQUAL TO EACH OPERAND SPECIFED

WORD - PRODUCES AN ADDRESS I? BYTESI IN MEMORY EQUAL TO EACH OPERAND SPECIFED

WORD - PRODUCES AN ADDRESS I? BYTESI IN MEMORY EQUAL TO EACH OPERAND SPECIFED

SAIP - GREENER THE BUNMER OF BLANK LINES SPECIFED BY THE OPERAND

SECTIFED

* ADDRESS THE SOURCE THE SOURCE SPECIFED

* ADDRESS THE SOURCE SPECIFIED

* NO. OF STAKES THE SOURCE SPECIFIED

* NO. OF STAKES THE SECTION OF A NEW PROGRAM COUNTER SEQUENCE. ERR INDEL - CREATE AN ERROR FILE. MEM INDM) - CREATE AN ASSEMBLER

LABELS

LABELS ANE THE FIRST FIELD AND MUST BE FOLLOWED BY AT LEAST ONE SPACE ON A COLON!
LABELS CAN BE UP TO & ALFHANUMENT CHARACTERS. LONG AND MUST BEGIN WITH AN ALFHA
CHARACTER.
A.Y. 52, AND THE 60 DOCODES ANE RESERVED AND CANNOT BE USED AS LABELS.
LABEL - EXPRESSION CAN BE USED TO EQUATE LABELS TO VALUES.
LABEL - ** NEAD BE USED TO BE USED TO EQUATE LABELS TO VALUES.

 INDICATES AN ASSTABLER DIRECTIVE
 SPECHES THE AMBENTE MODE OF ADDRESSING
 SPECHES THE AMBENTE MODE OF ADDRESSING
 SPECHES AN OCTAL HUMBER
 SPECHES AN OCTAL HUMBER
 SPECHES AN ACTAL HERAL CHARACTER
 INDICATES FOLLOWING TEXT ARE COMMENTS
 SPECHES TOWER HALF OF A 18 MIT VALUE
 SPECHES LOWER HALF OF A 18 MIT VALUE
 SPECHES OFFER HALF OF A 18 MIT VALUE CHARACTERS USED AS SPECIAL PREFIXES:

Figure A.1. Response to IRQ and NMI Inputs and Operation of the RTI and BRK Instructions




Figure A-2. Operation of the JSR and RTS Instructions





Figure A-3. Programming Model of the 6502 Microprocessor

Appendix B Programming Reference Interface Adapter (VIA for the 6522 Versatile

į	145 CM	39 CA2	3 2 3 3	J HS1	Je Hsz	\Box	San Cl	\Box	ia Cir	20 ☐ 10	16 16	П		\Box		\Box	24 C) CS3	\Box		21 1 185
	-	~	•		•	و	~	л	,	10 SY6522	=	~		•	15	91	•	. 91	61	20
	Š	PAU	PA1	PA2	- WA] w.	PA1 [] gvd	3	PB0 £	ğ	Pu2	e.	PB4	E C	FE [î.	<u>.</u>	C#3	


Figure B-1, 6522 Pin Assignments

1 ORA/IRA Same as Reg 1 Except No "Handshake"



			8				r Counter				r Counter						
	Description	Read	input Register "B"	Input Register "A"		.٧.	T1 Low-Order Counter				T2 Low-Order Counter			er	ter		
Table B-1, 6522 Internal Registers	Desc	Write	Output Register "B"	Output Register "A"	Data Direction Register 'B"	Data Direction Register "A"	T1 Low-Order Latches	T1 High-Order Counter	Ti Low-Order Latches	T1 High-Order Latches	T2 Low-Order Latches	T2 High-Order Counter	Shift Register	Auxitiary Control Register	Peripheral Control Register	Interrupt Flag Register	Interrupt Enable Register
1. 6522 1	Register	Desig	ORB/!RB	ORA/IRA	оряв	DDRA	TICL	ТІСН	TIL·L	Т11.Н	T2C-L	T2C:H	SR	ACR	PCR	IFR	IER
ble B-		HSO	0	-	0	-	0	1	0	1	0	ı	0	ı	0	-	٥
T.	AS Coding	RS1	0	0	-	ı	0	0_	1	1	۰	0	-	-	٥	0	-
	AS C	AS2	0	0	0	0	-	-	-	-	٥	0	0	0	_	-	_
		RS3	٥	0	0	٥	0	0	0	0	-	-	١	-	 -	-	-
	Ragister	Number	0	-	2	e	4	S.	w	^	*	6	01	Ξ	12	13	4

513



P.II. Data Direction	WRITE	READ
DDRB - "1" IOUTPUTI	MPU writes Output Layer	ODRB - 1" (OUTPUT) MPU writes Output Live! MPU reads output separate but
DDAB - "0" (INPUT) Unput Leching disabled)	MPU writer anto ORB, but MPI	MPU writes and ORB, but MPU reads input level on PB in effect on pin level, antil pin.
DDRB - "0" IINPUT!	DOMB changed	MPU . gads 188 but, which to
(Input letching enabled)		the level of the PB pin at the tune of the fail CB1 active

Figure B-3. Output Register B and Input Register B (Register 0)




Figure B-4. Output Register A and Input Register I)








Figure B-5. Data Direction Registers B (Register 2) and A (Register 3)




WRITE -- 8 BITS LOADED INTO T1 HIGH ORDER LACHES, ALGO AT THIS TIME BOTH HIGH AND LOW ORDER LATCHES. TRANSFERRED INTO T1 COUNTER. TY THIS RANGE FERRED INTO T1 COUNTER. THIS RANGE FERRED THIGH ORDER COUNTER. TRANSFERRED TO MPU.

Flgure B-7. Timer 1 High-Order Counter (Register 5)








READ - 8 BITS FROM T1 LOW ORDER LATCHES TRANSFERRED TO MPU. UNLKE REG 4 OPERATION, THIS DOES NOT CAUSE RESET OF T1 INTERRUPT FLAG. WRITE -- 8 BITS LOADED INTO TY LOW-DADER LATCHES THIS DEFANTION IS THE SAME AS WRITING INTO REGISTER 4

Figure B-8. Timer 1 Low-Order Latches (Register 6)






WRITE ... 8 BITS LOADED INTO TI HIGH ORDER LATCHES VINLIKE REG4 OPERATION NOT ATCH TO COUNTER TRANSFERS TAKE PLACE

TAKE PLACE


READ - BBITS FROM TIMICH ORDER LATCHES
TRANSFEHHED TO MPU.

TAANSFEHHED TO MFU. Figure B-9. Timer 1 High-Order Latches (Register 7)



WRITE - B B.TS. LDADED INTO T2 HIGH-ORDER COUNTER. ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER COUNTER. IN A DDITION, T2 INTERRUFT FLAG IS RESET.


READ - BBITS FROM T2 HIGH DRDER COUNTER TRANSFERRED TO MPU. Figure B-11. Timer 2 High-Order Counter (Register 9)



WAILE - 8 BITS LOADED INTO T2 LOW ORDER
LATCHES
READ - BOITS FROM T2 LOW ORDER COUNTER
TRANSFERRED TO MPU. T2 INTERRUPT
FLAG IS RESET.

Figure B-10. Timer 2 Low-Order Counter

(Register 8)



NOTES:
NOTES:
NOTES:
OUT SHIFTING OUT BIT 7 IS THE FIRST BIT
OUT AND SIMULTANEOUSLY IS ROTATED UACK
INTO BIT 0.
2. WHEN SHIFTING IN, BITS INITIALLY FINER
BIT 0 AND ARE SHIFTED TOWARDS BIT 7.

Figure B-12. Shift Register (Register 10)




Figure B-13. Auxiliary Control Register (Register 11)




Figure B-14. Peripheral Control Register (Register 12)

516 .. 702 ASSEMBLY LANGUAGE SUBROUTINES

2 5 7 5 19	SET BY	CLEARED BY
Lcas	CA2 CA2 ACTIVE EDGE	READORWRITE REG 1 (OHA)
LCA1	CA1 CA1 ACTIVE EDGE	READ OR WRITE REG 1 (ORA)
L. SHIFT REG-	SHIFT REG-COMPLETE B SHIFTS READ OH WAITE	READ OH WRITE SHIFT REG
Lraz	C02 ACTIVE EDGE	READ OR WRITE OHB
TIMER 2	TIME OUT OF 12	READ T2 LOW OR WRITE T2 HIGH
TIME H 1	THME QUI OF TH	READ TI LOW OR WEITE TI HIGH
DHI-	ANY ENABLED INTERRUPT	CLEAR ALL INTERRUPTS

Copyright * 1982 Synerick Reprinted by permi

Appendix C ASCII Character Set

Figure B-15. Interrupt Flag Register (Register 13)

<u>/</u>	MSD	0	-	2	m	4	2	9
TSD	/	000	8	010	110	9	101	100
0	0000	NOF	DLE	dS	0	ල	a.	•
-	98	SCH	2		-	∢	o	•
2	0010	STX	200	:	2	00	Œ	۵
n	210	ETX	8	Ħ	6	ပ	s	U
4	0010	EOT	<u>S</u>	49	4	٥	-	σ
જ	0101	ENG	NAK	Ж	2	ш	ב	•
9	0110	ACK	SYN	30	9	L.	>	-
^	0111	BEL	ETB		7	g	₹	Ċ,
60	1000	88	CAN	_	80	I	×	=
6	1001	Ŧ	IJ Z	_	6	_	>	-
٧	1010	LF	SUB	•		J	7	-
8	101	٧T	ESC	+		¥	u	×
Ü	1100	ŭ.	FS	•	v	_	/	-
۵	11011	CR	CS	١	ıt	Σ		Ę
w	1110	so	RS	•	۸	z	<	2
u.	1111	25	۸S	,	~	0	i	0

0 - INTERRUPT DISABLED 1 - INTERRUPT ENABLED

- SHIFT AEG

CB3 -cai

-CA1 -CA2

= DEL ٥

Figure 8-16. Interrupt Enable Register (Register 14)

NOTES:
1. IF BIT 7.1S A "O", THEN EACH "I" IN BITS 0 - 6 DISABLES THE CORRESPONDING INTERRUP".
2. IF BIT 7.1S A "I", THEN EACH "I" IN BITS 0 - 6 ENABLES THE CORRESPONDING INTERPUPT.
1. IF BIT BOT THIS REGISTER IS DONE, BIT 7 WILL BE "I" AND 3 ALL OTHER BITS WILL HEFLECT THEH ENABLE/DISABLE STATE.

--- SE T/CLEAR

TIMER 1 - TIMER 2

Glossarv

<

Absolute address. An address that identifies a storage location or a device without the use of a base, offset, or other factor. See also Effective address, Relative offset.

Absolute addressing. An addressing mode in which the instruction contains the actual address required for its execution. In 6502 terminology, absolute addressing refers to a type of direct addressing in which the instruction contains a full 16-bit address as opposed to zero page addressing in which the instruction contains only an 8-bit address on page 0.

Absolute indexed addressing. A form of indexed addressing in which the instruction contains a full 16-bit base address.

Accumulator. A register that is the implied source of one operand and the destination of the result for most arithmetic and logic operations.

ACIA (Asynchronous Communications Interface Adapter). A serial interface device. Common ACIAs in 6502-based computers are the 6551 and 6850 devices. See also UART.

Active transition (in a PIA or VIA). The edge on the control line that sets an Interrupt flag. The alternatives are a negative edge (1 to 0 transition) or a positive edge (0 to 1 transition).

Address. The identification code that distinguishes one memory location or input/output port from another and that can be used to select a specific one.

Addressing modes. The methods for specifying the addresses to be used in executing an instruction. Common addressing modes are direct, immediate, indexed, indirect, and relative.

4ddress register. A register that contains a memory address.

Address space. The total range of addresses to which a particular computer may

ALU. See Arithmetic-logic unit.

Arithmetic-logic unit (ALU). A device that can perform any of a variety of arithmetic or logical functions; function inputs select which function is performed during a particular cycle.

Arithmetic shift. A shift operation that preserves the value of the sign bit (most significant bit). In a right shift, this results in the sign bit being copied into the succeeding bit positions (called sign extension).

4rm. See Enable, but most often applied to interrupts.

Array. A collection of related data items, usually stored in consecutive memory addresses. 4SCII (American Standard Code for Information Interchange). A 7-bit character code widely used in computers and communications. Assembler. A computer program that converts assembly language programs into a bler translates mnemonic operation codes and names into their numerical form (machine language) that the computer can execute directly. The assemequivalents and assigns locations in memory to data and instructions. Assembly language. A computer language in which the programmer can use mnemonic operation codes, labels, and names to refer to their numerical equivalents. Asynchronous. Operating without reference to an overall timing source, that is, at irregular intervals. Autodecrementing. The automatic decrementing of an address register as part of the execution of an instruction that uses it.

Autoincrementing. The automatic incrementing of an address register as part of the execution of an instruction that uses it. Automatic mode (of a peripheral chip). An operating mode in which the peripheral chip produces control signals automatically without specific program intervenBase address. The address in memory at which an array or table starts. Also called starting address or base.

and other purposes. Common baud rates are 110, 300, 1200, 2400, 4800, and Baud. A measure of the rate at which serial data is transmitted, bits per second, but including both data bits and bits used for synchronization, error checking,

Band rate generator. A device that generates the proper time intervals between bits for serial data transmission. BCD (Binary-Coded Decimal). A representation of decimal numbers in which each decimal digit is coded separately into a binary number.

Bidirectional. Capable of transporting signals in either direction.

Binary-coded decimal. See BCD.

Binary search. A search in which the set of items to be searched is divided into two equal (or nearly equal) parts during each iteration. The part containing the item being sought is then determined and used as the set in the next iteration. A binary search thus halves the size of the set being searched with each iteration. This method obviously assumes the set of items is ordered. Bit test. An operation that determines whether a bit is 0 or 1. Usually refers to a logical AND operation with an appropriate mask, Block. An entire group or section, such as a set of registers or a section of

Block comparison (or block compare). A search that extends through a block of memory until either the item being sought is found or the entire block is examined. Hock move. Moving an entire set of data from one area of memory to another,

Boolean variable. A variable that has only two possible values, which may be represented as true and false or as 1 and 0. See also Flag. Borrow. A bit which is set to 1 if a subtraction produces a negative result and to 0 if it produces a positive or zero result. The borrow is used commonly to subtract numbers that are too long to be handled in a single operation.

Bounce. To move back and forth between states before reaching a final state.

Branch instruction. See Jump instruction.

Break instruction. See Trap.

Breakpoint. A condition specified by the user under which program execution is to end temporarily. Breakpoints are used as an aid in debugging. The specification of the conditions under which execution will end is referred to as serting

breakpoints and the deactivation of those conditions is referred to as clearing breakmoints.

BSC (Binary Synchronous Communications or BISYNC). An older line protocol often used by IBM computers and terminals.

Bubble sort. A sorting technique which goes through an array exchanging each pair of elements that are out of order.

Buffer. Temporary storage area generally used to hold data before it is transferred to its final destination.

Buffer empty. A signal that is active when any data entered into a buffer or register has been transferred to its final destination.

Buffer full. A signal that is active when a buffer or register is completely occupied with data that has not been transferred to its final destination.

Buffer index. The index of the next available address in a buffer.

Buffer pointer. A storage location that contains the next available address in a

Bug. An error or flaw.

Byte. A unit of eight bits. May be described as consisting of a high nibble or digit (the four most significant bits) and a low nibble or digit (the four least significant bits)

Byre-length. A length of eight bits per item.

ပ

Call (a subroutine). Transfers control to the subroutine while retaining the information required to resume the current program. A call differs from a jump or branch in that a call retains information concerning its origin, whereas a jump or branch does not.

Carry, A bit that is I if an addition overflows into the succeeding digit position.

Carry flag. A flag that is 1 if the last operation generated a carry from the most significant bit and 0 if it did not.

CASE statement. A statement in a high-level computer language that directs the computer to perform one of several subprograms, depending on the value of a variable. That is, the computer performs the first subprogram if the variable has the first value specified, etc. The computed GO TO statement serves a similar function in FORTRAN.

Central processing unit (CPU). The control section of the computer which controls its operations, fetches and executes instructions, and performs arithmetic and logical functions.

Checksum. A logical sum that is included in a block of data to guard against recording or transmission errors. Also referred to as longitudinal parity or longitudinal redundancy check (LRC).

Circular shift. See Rotate.

Cleaning the stack. Removing unwanted items from the stack, usually by adjusting the stack pointer.

Clear. Set to zero.

Clock. A regular timing signal that governs transitions in a system.

Close (a file). To make a file inactive. The final contents of the file are the last information the user stored in it. The user must generally close a file after working with it.

Coding. Writing instructions in a computer language.

Combo chip. See Multifunction device.

Command register. See Control register.

Comment. A section of a program that has no function other than documentation.

Comments are neither translated nor executed, but are simply copied into the program listing.

Complement. Invert; see also one's complement, two's complement.

Concatenation. Linking together, chaining, or uniting in a series. In string operations, placing of one string after another.

Condition code. See Flag.

Control (command) register. A register whose contents determine the state of a transfer or the operating mode of a device.

Control signal. A signal that directs an I/O transfer or changes the operating mode of a peripheral.

Cyclic redundancy check (CRC). An error-detecting code generated from a polynomial that can be added to a block of data or a storage area.

Q

Data accepted. A signal that is active when the most recent data has been transferred successfully.

Data direction register. A register that determines whether bidirectional I/O lines are being used as inputs or outputs. Abbreviated as DDR in some diagrams.

Data-link control. A set of conventions governing the format and timing of data exchange between communicating systems. Also called a protocol.

Data ready. A signal that is active when new data is available to the receiver. Same as valid data.

Data register. In a PIA or VIA, the actual input/output port. Also called an output register or a peripheral register.

DDCMP (Digital Data Communications Message Protocol). A widely used protocol that supports any method of physical data transfer (synchronous or asynchronous, serial or parallel).

Debounce. Convert the output from a contact with bounce into a single, clean transition between states. Debouncing is most commonly applied to outputs from mechanical keys or switches which bounce back and forth before settling into their final positions.

Debounce time. The amount of time required to debounce a change of state.

Debugger. A program that helps in locating and correcting errors in a user program. Some versions are referred to as dynamic debugging tools or DDT after the famous insecticide.

Debugging. The process of locating and correcting errors in a program.

Device address. The address of a port associated with an input or output device.

Diagnostic. A program that checks the operation of a device and reports its find-

Digit shift. A shift of one BCD digit position or four bit positions.

Direct addressing. An addressing mode in which the instruction contains the address required for its execution. The 6502 microprocessor has two types of direct addressing: zero page addressing (requiring only an 8-bit address on page 0) and absolute addressing (requiring a full 16-bit address in two bytes of memory).

Disarm. See Disable, but most often applied to interrupts.

Disable (or disarm). Prohibit an activity from proceeding or a signal (such as an interrupt) from being recognized.

Double word. A unit of 32 bits.

Driver. See 1/0 driver.

Dump. A facility that displays the contents of an entire section of memory or group of registers on an output device.

Dynamic allocation (of memory). The allocation of memory for a subprogram from whatever is available when the subprogram is called. This is as opposed to the static allocation of a fixed area of storage to each subprogram. Dynamic allocation often reduces memory usage because subprograms can share areas; it does, however, generally require additional execution time and overhead spent in memory management.

ш

EBCDIC (Expanded Binary-Coded Decimal Interchange Code). An 8-bit character code often used in large computers.

Echo. Reflects transmitted information back to the transmitter; sends back to a terminal the information received from it.

Editor. A program that manipulates text material and allows the user to make corrections, additions, deletions, and other changes.

Effective address. The actual address used by an instruction to fetch or store data.

EIA RS-232. See RS-232.

Enable (or arm). Allows an activity to proceed or a signal (such as an interrupt) to be recognized.

Endless loop or jump-to-self instruction. An instruction that transfers control to itself, thus executing indefinitely (or until a hardware signal interrupts it).

Error-correcting code. A code that the receiver can use to correct errors in messages; the code itself does not contain any additional message.

Error-detecting code. A code that the receiver can use to detect errors in messages; the code itself does not contain any additional message.

Even parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) even.

5 A

EXCLUSIVE OR function. A logical function that is true if either of its inputs is true but not both. It is thus true if its inputs are not equal (that is, if one of them is a logic 1 and the other is a logic 0). External reference. The use in a program of a name that is defined in another pro-

F (flag) register. See Processor status register.

File. A collection of related information that is treated as a unit for purposes of storage or retrieval. Fill. Placing values in storage areas not previously in use, initializing memory or

Flag (or condition code or status bit). A single bit that indicates a condition within the computer, often used to choose between alternative instruction sequences. 'lug (software). An indicator that is either on (1) or off (0) and can be used to select between two alternative courses of action. Boolean variable and semaphore are other terms with the same meaning.

Flag register. See Processor status register.

Free-running mode. An operating mode for a timer in which it indicates the end of a time interval and then starts another of the same length. Also referred to as a continuous mode. Function key. A key that causes a system to perform a function (such as clearing the screen of a video terminal) or execute a procedure.

G

Global. This is a universal variable. Defined in more than one section of a computer program, rather than used only locally.

I

Handshake. An asynchronous transfer in which sender and receiver exchange predetermined signals to establish synchronization and to indicate the status of he data transfer. Typically, the sender indicates that new data is available and the receiver reads the data and indicates that it is ready for more.

Hardware stack. A stack that the computer automatically manages when executing instructions that use it. Head (of a queue). The location of the item most recently entered into the queue.

Header, queue. See Queue header.

Hexadecimal (or hex). Number system with base 16. The digits are the decimal numbers 0 through 9, followed by the letters A through F.

Hex code. See Object code.

puter instructions. A compiler or interpreter translates a program written in a High-level language. A programming language that is aimed toward the solution of problems, rather than being designed for convenient conversion into comhigh-level language into a form that the computer can execute. Common highlevel languages include BASIC, COBOL, FORTRAN, and Pascal

Immediate addressing. An addressing mode in which the data required by an instruction is part of the instruction. The data immediately follows the operation code in memory. Independent mode (of a parallel interface). An operating mode in which the status and control signals associated with a parallel I/O port can be used independently of data transfers through the port.

index. A data item used to identify a particular element of an array or table.

Indexed addressing. An addressing mode in which the address is modified by the contents of an index register to determine the effective address (the actual address used). Indexed indirect addressing. An addressing mode in which the effective address is address indirectly. This is also known as preindexing, since the indexing is perdetermined by indexing from the base address and then using the indexed formed before the indirection. Of course, the array starting at the given base address must consist of addresses that can be used indirectly.

Index register. A register that can be used to modify memory addresses.

Indirect addressing. An addressing mode in which the effective address is the contents of the address included in the instruction, rather than the address itself. Indirect indexed addressing. An addressing mode in which the effective address is determined by first obtaining the base address indirectly and then indexing from that base address. Also known as postindexing, since the indexing is performed after the indirection.

Indirect jump. A jump instruction that transfers control to the address stored in a register or memory location, rather than to a fixed address.

information required to control the operation of an I/O device. Typically included in the information are the addresses of routines that perform operainputouput control block (IOCB). A group of storage locations that contain the tions such as transferring a single unit of data or determining device status. Input/output control system (IOCS). A set of computer routines that control the performance of I/O operations.

Instruction. A group of bits that defines a computer operation and is part of the instruction set. Instruction cycle. The process of fetching, decoding, and executing an instruction.

Instruction execution time. The time required to fetch, decode, and execute an instruction. Instruction fetch. The process of addressing memory and reading an instruction into the CPU for decoding and execution. Instruction length. The amount of memory needed to store a complete instruction.

puter. The set of inputs to which the CPU will produce a known response when Instruction set. The set of general-purpose instructions available on a given comthey are fetched, decoded, and executed. Interpolation. Estimating values of a function at points between those at which the values are already known. Interrupt. A signal that temporarily suspends the computer's normal sequence of operations and transfers control to a special routine.

Interrupt-driven. Dependent on interrupts for its operation, may idle until it receives an interrupt. Interrupt flag. A bit in the input/output section that is set when an event occurs that requires servicing by the CPU. Typical events include an active transition on a control line and the exhaustion of a count by a timer. Interrupt mask (or interrupt enable). A bit that determines whether interrupts will be recognized. A mask or disable bit must be cleared to allow interrupts, whereas an enable bit must be set,

Interrupt request. A signal that is active when a peripheral is requesting service, often used to cause a CPU interrupt. See also Interrupt flag. Interrupt service routine. A program that performs the actions required to respond to an interrupt.

like a true borrow, except that the complement of its value (i.e., I minus its and to 1 if it produces a positive or 0 result. An inverted borrow can be used Inverted borrow. A bit which is set to 0 if a subtraction produces a negative result value) must be used in the extension to longer numbers.

IOCB. See Input/output control block.

IOCS. See Input/output control system.

in data transfers. An I/O device table must be placed in memory in order to run actual (physical) devices. The I/O device table may, for example, contain the 10 device table. A table that establishes the correspondence between the logical devices to which programs refer and the physical devices that are actually used a program that refers to logical devices on a computer with a particular set of starting addresses of the I/O drivers that handle the various devices.

called a driver or I/O utility. The driver must perform initialization functions INO driver. A computer program that transfers data to or from an I/O device, also and handle status and control, as well as physically transfer the actual data.

Jump instructions may be conditional; that is, the new value may be placed in Junp instruction (or Branch instruction). An instruction that places a new value in the program counter, thus departing from the normal one-step incrementing. the program counter only if a condition holds. Jump table. A table consisting of the starting addresses of executable routines, used to transfer control to one of them.

Label. A name attached to an instruction or statement in a program that identifies the location in memory of the machine language code or assignment produced from that instruction or statement. Latch. A device that retains its contents until new data is specifically entered into

Leading edge (of a binary pulse). The edge that marks the beginning of a pulse.

Least significant bit. The rightmost bit in a group of bits, that is, bit 0 of a byte or a 16-bit word.

Library program. A program that is part of a collection of programs and is written and documented according to a standard format.

LIFO (last-in, first-out) memory. A memory that is organized according to the order in which elements are entered and from which elements can be retrieved only in the order opposite from that in which they were entered. See also Stack.

Linearization. The mathematical approximation of a function by a straight line between two points at which its values are known.

Linked list. A list in which each item contains a pointer (or link) to the next item. Also called a chain or chained list.

List. An ordered set of items.

Logical device. The input or output device to which a program refers. The actual or physical device is determined by looking up the logical device in an I/O device table — a table containing actual I/O addresses (or starting addresses for I/O drivers) corresponding to the logical device numbers.

Logical shift. A shift operation that moves zeros in at the end as the original data is shifted

Longitudinal parity. See Checksum.

Logical sum. A binary sum with no carries between bit positions. See also Checksum, EXCLUSIVE OR function.

Longinudinal redundancy check (LRC). See Checksum.

Lookup table. An array of data organized so that the answer to a problem may be determined merely by selecting the correct entry (without any calculations).

Low-level language. A computer language in which each statement is translated directly into a single machine language instruction.

2

Machine language. The programming language that the computer can execute directly with no translation other than numeric conversions.

Maintenance (of programs). Updating and correcting computer programs that are

Majority logic. A combinational logic function that is true when more than half the inputs are true.

Manual mode (of a peripheral chip). An operating mode in which the chip produces control signals only when specifically directed to do so by a program.

Mark. The 1 state on a serial data communications line.

Mask. A bit pattern that isolates one or more bits from a group of bits.

Maskable interrupt. An interrupt that the system can disable.

Memory capacity. The total number of different memory addresses (usually specified in terms of bytes) that can be attached to a particular computer.

Microcomputer. A computer that has a microprocessor as its central processing

Microprocessor. A complete central processing unit for a computer constructed from one or a few integrated circuits.

Mnemonic. A memory jogger, a name that suggests the actual meaning or purpose of the object to which it refers.

Modem (Modulator/demodulator). A device that adds or removes a carrier frequency, thereby allowing data to be transmitted on a high-frequency channel or received from such a channel.

Modular programming. A programming method whereby the overall program is divided into logically separate sections or modules.

Module. A part or section of a program.

Monitor. A program that allows the computer user to enter programs and data, run programs, examine the contents of the computer's memory and registers, and utilize the computer's peripherals. See also Operating system.

Most significant bit. The lestimost bit in a group of bits, that is, bit 7 of a byte or bit 15 of a 16-bit word.

Multifunction device. A device that performs more than one function in a computer system; the term commonly refers to devices containing memory, input/output ports, timers, etc., such as the 6530, 6531, and 6532 devices.

Multitasking. Used to execute many tasks during a single period of time, usually by working on each one for a specified part of the period and suspending tasks that must wait for input, output, the completion of other tasks, or external events.

Murphy's Law. The famous maxim that "whatever can go wrong, will."

Z

Negare. Finds the two's complement (negative) of a number.

Negative edge (of a binary pulse). A 1-to-0 transition.

Negative flag. See Sign flag.

1

Negative logic. Circuitry in which a logic zero is the active or ON state.

Nesting. Constructing programs in a hierarchical manner with one level contained within another, and so forth. The nesting level is the number of transfers of control required to reach a particular part of a program without ever returning to a higher level. Nibble (or nybble). A unit of four bits. A byte (eight bits) may be described as consisting of a high nibble (four most significant bits) and a low nibble (four least significant bits).

Nine's complement. The result of subtracting a decimal number from a number having nines in each digit position.

Nonmaskable interrupt. An interrupt that cannot be disabled within the CPU.

Nonvolatile memory. A memory that retains its contents when power is removed.

No-op (or no operation). An instruction that does nothing other than increment the program counter. Normalization (of numbers). Adjusting a number into a regular or standard format. A typical example is the scaling of a binary fraction so that its most significant bit is 1.

Object code (or object program). The program that is the output of a translator program, such as an assembler. Usually it is a machine language program ready for execution. Odd parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) odd.

Offset. Distance from a starting point or base address.

One's complement. A bit-by-bit logical complement of a number, obtained by replacing each 0 bit with a 1 and each 1 bit with a 0.

One-shot. A device that produces a pulse output of known duration in response to a pulse input. A timer operates in a one-shot mode when it indicates the end of a single interval of known duration. Open (a file). Make a file ready for use. The user generally must open a file before working with it.

Operating system (OS). A computer program that controls the overall operations of a computer and performs such functions as assigning places in memory to

tor, executive, or master-control program, although the term monitor is rupts, and controlling the overall input/output system. Also known as a moniprograms and data, scheduling the execution of programs, processing interusually reserved for a simple operating system with limited functions. Operation code (op code). The part of an instruction that specifies the operation to be performed.

OS. See Operating system.

Output register. In a PIA or VIA, the actual input/output port. Also called a data register or a peripheral register.

Overflow (of a stack). Exceeding the amount of memory allocated to a stack.

Overflow, two's complement. See Two's complement overflow.

P register. See Processor status register, Program counter. Most 6502 reference material abbreviates program counter as PC and processor status register as P, but some refer to the program counter as P and the processor status (flag) register as F. Packed decimal. A binary-coded decimal format in which each 8-bit byte contains two decimal digits. Page. A subdivision of the memory. In 6502 terminology, a page is a 256-byte section of memory in which all addresses have the same eight most significant bits (or page number). For example, page C6 consists of memory addresses C600 through C6FF. Paged address. The identifier that characterizes a particular memory address on a known page. In 6502 terminology, this is the eight least significant bits of a memory address. Page number. The identifier that characterizes a particular page of memory. In 6502 terminology, this is the eight most significant bits of a memory address.

Page 0. In 6502 terminology, the lowest 256 addresses in memory (addresses 0000 through 00FF). Parallel interface. An interface between a CPU and input or output devices that handle data in paralle! (more than one bit at a time).

Parameter. An item that must be provided to a subroutine or program in order for it to be executed. the street street, the

of data, including the parity bit, odd (odd parity) or even (even parity). Also Parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit called vertical parity of vertical redundancy check (VRC).

Passing parameters. Making the required parameters available to a subroutine.

Peripheral Interface. One of the 6500 family versions of a parallel interface; examples are the 6520, 6522, 6530, and 6532 devices. Peripheral ready. A signal that is active when a peripheral can accept more data.

Peripheral register. In a PIA or VIA, the actual input or output port. Also called a data register or an output register. Physical device. An actual input or output device, as opposed to a logical device.

device which consists of two bidirectional 8-bit I/O ports, two status lines, and PIA. (Peripheral Interface Adapter). The common name for the 6520 or 6820 two bidirectional status or control lines. The 6821 is a similar device. Pointer. A storage place that contains the address of a data item rather than the item itself. A pointer tells where the item is located. Polling. Determining which 1/0 devices are ready by examining the status of one device at a time. Polling interrupt system. An interrupt system in which a program determines the source of a particular interrupt by examining the status of potential sources

Pop. Removes an operand from a stack.

Part. The basic addressable unit of the computer's input/output section.

Positive edge (of a binary pulse). A 0-to-1 transition.

Postdecrementing. Decrementing an address register after using it.

Postincrementing. Incrementing an address register after using it.

Postindexing. See Indirect indexed addressing.

Power fail interrupt. An interrupt that informs the CPU of an impending loss of

Predecrementing. Decrements an address register before using it.

Preincrementing. Increments an address register before using it.

Preindexing. See Indexed indirect addressing.

dence over others, that is, they will be serviced first or can interrupt the Priority interrupt system. An interrupt system in which some interrupts have preceothers' service routines.

names for this register include condition code register, flag (F) register, status Processor status (P or F) register. A register that defines the current state of a computer, often containing various bits indicating internal conditions. Other register, and status word. Program counter (PC or P register). A register that contains the address of the next instruction to be fetched from memory. Programmable 1/0 device. An 1/0 device that can have its mode of operation determined by loading registers under program control. Programmable peripheral chip. A chip that can operate in a variety of modes; its current operating mode is determined by loading control registers under program control. Programmable timer. A device that can handle a variety of timing tasks, including the generation of delays, under program control. Program relative addressing. A form of relative addressing in which the base address is the program counter. Use of this form of addressing makes it easy to move programs from one place in memory to another. Programmed input/output. Input or output performed under program control without using interrupts or other special hardware techniques.

Protocol. See Data-link control.

Pseudo-operation (or pseudo-op or pseudo-instruction). An assembly language operation code that directs the assembler to perform some action but does not result in the generation of a machine language instruction.

Pull. Removes an operand from a stack, same as pop.

Push. Stores an operand in a stack.

Queue. A set of tasks, storage addresses, or other items that are used in a first-in, first-out manner; that is, the first item entered in the queue is the first to be removed

Queue header. A set of storage locations describing the current location and status of a queue.

<u>~</u>

RAM. See Random-access memory.

Random-access memory (RAM). A memory that can be both read and altered (written) in normal operation.

Read-only memory (ROM). A memory that can be read but not altered in normal operation.

Ready for data. A signal that is active when the receiver can accept more data.

Real-time. In synchronization with the actual occurrence of events.

Real-time clock. A device that interrupts a CPU at regular time intervals.

Real-time operating system. An operating system that can act as a supervisor for programs that have real-time requirements. May also be referred to as a real-time executive or real-time monitor.

Reentrant. A program or routine that can be executed concurrently while the same routine is being interrupted or otherwise held in abeyance.

Register. A storage location inside the CPU.

Relative addressing. An addressing mode in which the address specified in the instruction is the offset from a base address.

Relative offset. The difference between the actual address to be used in an instruction and the current value of the program counter.

Relocatable. Can be placed anywhere in memory without changes; that is, a program that can occupy any set of consecutive memory addresses. Return (from a subroutine). Transfers control back to the program that originally called the subroutine and resumes its execution.

RIOT. (ROM/I/O/timer or RAM/I/O/timer). A device containing memory (ROM or RAM), I/O ports, and timers.

ROM, See Read-only memory.

Rotate. A shift operation that treats the data as if it were arranged in a circle, that is, as if the most significant and least significant bits were connected either directly or through a Carry bit.

Row major order. Storing elements of a multidimensional array in a linear memory by changing the indexes starting with the rightmost first. That is, if the elements are A(I,J,K) and begin with A(0,0,0), the order is A(0,0,0), A(0,1,0), A(0,1,1),... The opposite technique (change leftmost index first) is called column major order.

RRIOT. ROM/RAM/I/O/timer, a device containing read-only memory, read/write memory, I/O ports, and timers.

RS-232 (or EIA RS-232). A standard interface for the transmission of serial digital data, sponsored by the Electronic Industries Association of Washington, D.C. It has been partially superseded by RS-449.

S

Scheduler. A program that determines when other programs should be started and terminated.

Scratchpad. An area of memory that is especially easy and quick to use for storing variable data or intermediate results. Page 0 is generally used as a scratchpad in 6502-based computers.

SDLC (Synchronous Data Link Control). The successor protocol to BSC for IBM computers and terminals.

Semaphore, See Flag.

Serial. One bit at a time.

Serial interface. An interface between a CPU and input or output devices that handle data serially. Serial interfaces commonly used in 6502-based computers are the 6551 and 6850 devices. See also UART.

Shift instruction. An instruction that moves all the bits of the data by a certain number of bit positions, just as in a shift register.

Signed number. A number in which one or more bits represent whether the number is positive or negative. A common format is for the most significant bit to represent the sign (0 = positive, 1 = negative).

Sign extension. The process of copying the sign (most significant) bit to the right as in an arithmetic shift. Sign extension preserves the sign when two's complement numbers are being divided or normalized.

Sign flag. A flag that contains the most significant bit of the result of the previous operation. It is sometimes called a negative flag, since a value of 1 indicates a negative signed number.

Sign function. A function that is 0 if its parameter is positive and 1 if its parameter is negative.

Software delay. A program that has no function other than to waste time.

Software interrupt. See Trap.

- Software stack. A stack that is managed by means of specific instructions, as opposed to a hardware stack which the computer manages automatically.
- Source code (or source program). A computer program written in assembly language or in a high-level language.
- Space. The zero state on a serial data communications line.
- Starck. A section of memory that can be accessed only in a last-in, first-out manner. That is, data can be added to or removed from the stack only through its top; new data is placed above the old data and the removal of a data item makes the item below it the new top.
- Stuck pointer. A register that contains the address of the top of a stack. The 6502's stack pointer contains the address on page 1 of the next available (empty) stack location.
- Standard (or 8,4,2,1) BCD. A BCD representation in which the bit positions have the same weights as in ordinary binary numbers.
- Standard teletypewriter. A teletypewriter that operates asynchronously at a rate of ten characters per second.
- Start bit. A 1-bit signal that indicates the start of data transmission by an asynchronous device.
- Static allocation (of memory). Assignment of fixed storage areas for data and programs, as opposed to dynamic allocation in which storage areas are assigned at the time when they are needed.
- Status register. A register whose contents indicate the current state or operating mode of a device, See also Processor status register.
- Status signal. A signal that describes the current state of a transfer or the operating mode of a device.
- Stop bit. A 1-bit signal that indicates the end of data transmission by an asynchronous device.
- String. An array (set of data) consisting of characters.
- String functions. Procedures that allow the programmer to operate on data consisting of characters rather than numbers. Typical functions are insertion, deletion, concatenation, search, and replacement.
- Strobe. A signal that identifies or describes another set of signals and that can be used to control a buffer, latch, or register.

- Subroutine. A subprogram that can be executed (called) from more than one place in a main program.
- Subroutine call. The process whereby a computer transfers control from its current program to a subroutine while retaining the information required to resume the current program.
- Subroutine linkage. The mechanism whereby a computer retains the information required to resume its current program after it completes the execution of a subroutine.
- Suspend (a task). Halts execution and preserves the status of the task until some future time.
- Synchronization (or sync) character. A character that is used only to synchronize the transmitter and the receiver.
- Synchronous. Operating according to an overall timing source or clock, that is, at regular intervals.
- Systems software. Programs that perform administrative functions or aid in the development of other programs but do not actually perform any of the computer's ultimate workload.
- Tail (of a queue). The location of the oldest item in the queue, that is, the earliest entry.
- Task. A self-contained program that can serve as part of an overall system under the control of a supervisor.
- Task status. The set of parameters that specify the current state of a task. A task can be suspended and resumed as long as its status is saved and restored.
- Teletypewriter. A device containing a keyboard and a serial printer that is often used in communications and with computers. Also referred to as a Teletype (a registered trademark of Teletype Corporation of Skokie, Illinois) or TTY.
- Ten's complement. The result of subtracting a decimal number from zero (ignoring the negative sign), the nine's complement plus one.
 - Terminator. A data item that has no function other than to signify the end of an
- Threaded code. A program consisting of subroutines, each of which automatically transfers control to the next one upon its completion.

Timeout. A period during which no activity is allowed to proceed, an inactive period.

Top of the stack. The address containing the item most recently entered into the stack.

Frace. A debugging aid that provides information about a program white the program is being executed. The trace usually prints all or some of the intermediate results.

Trailing edge (of a binary pulse). The edge that masks the end of a pulse.

Translate instruction. An instruction that converts its operand into the corresponding entry in a table.

Iransparent routine. A routine that operates without interfering with the operations of other routines.

frap (or software interrupt). An instruction that forces a jump to a specific (CPU-dependent) address, often used to produce breakpoints or to indicate hardware or software errors.

True borrow. See Borrow.

Two's complement. A binary number that, when added to the original number in a binary adder, produces a zero result. The two's complement of a number may be obtained by subtracting the number from zero or by adding 1 to the one's complement.

Two's complement overflow. A situation in which a signed arithmetic operation produces a result that cannot be represented correctly — that is, the magnitude overflows into the sign bit.

_

UART (Universal Asynchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in asynchronous serial form.

Underflow (of a stack). Attempting to remove more data from a stack than has been entered into it.

Unsigned number. A number in which all the bits are used to represent magnitude.

Utility. A general-purpose program, usually supplied by the computer manufacturer or part of an operating system, that executes a standard or common operation such as sorting, converting data from one format to another, or copying a file.

>

Valid data. A signal that is active when new data is available to the receiver.

Vectored interrupt. An interrupt that produces an identification code (or vector) that the CPU can use to transfer control to the appropriate service routine. The process whereby control is transferred to the service routine is called vectoring.

Versatile Interface Adapter (VIA). The name commonly given to the 6522 parallel interface device; it consists of two 8-bit bidirectional I/O ports, four status and control lines, two 16-bit timers, and a shift register.

VIA. See Versatile Interface Adapter.

Volatile memory. A memory that loses its contents when power is removed.

≥

Walking bit test. A procedure whereby a single 1 bit is moved through each bit position in an area of memory and a check is made as to whether it can be read back correctly.

Word. The basic grouping of bits that a computer can process at one time. In dealing with microprocessors, the term often refers to a 16-bit unit of data.

Word boundary. A boundary between 16-bit storage units containing two bytes of information. If information is being stored in word-length units, only pairs of bytes conforming to (aligned with) word boundaries contain valid information. Misaligned pairs of bytes contain one byte from one word and one byte from another.

Word-length. A length of 16 bits per item.

Wraparound. Organization in a circular manner as if the ends were connected. A storage area exhibits wraparound if operations on it act as if the boundary locations were contiguous.

Write-only register. A register that the CPU can change but cannot read. If a program must determine the contents of such a register, it must save a copy of the data placed there.

N

Zero flag. A flag that is 1 if the last operation produced a result of zero and 0 if it

542 6502 ASSEMBLY LANGUAGE SUBROUTINES

Principle of Statement Statements

Zero page. In 6502 terminology, the lowest 256 memory addresses (addresses 0000 through 00FF).

Zero page addressing. In 6502 terminology, a form of direct addressing in which the instruction contains only an 8-bit address on page 0. That is, zero is implied as the more significant byte of the direct address and need not be included specifically in the instruction.

Zero-page indexed addressing. A form of indexed addressing in which the instruction contains a base address on page 0. That is, zero is implied as the more significant byte of the base address and need not be included explicitly in the instruction.

clearing bits, 17-18

Zoned decimal. A binary-coded decimal format in which each 8-bit byte contains only one decimal digit.

Index

Asynchronous Communications Interface Adapter (ACIA), S). Baud rates, common, 521
BCC, 23 – 24, 26, 27
BCC, 23 – 24, 26, 27
BCD to binary coaversion, 166 – 67
BCS, 23 – 25, 26, 27 Base address of an array or table, 11, 12, 29, 30 Arithmetic instructions, 74 – 88 Arithmetic Shift, 20, 83 – 84, 92, 125 – 28 Arrays, 29 – 34, 127 – 29, 193 – 729, 382 – 417 addresses, 32, 35 – 37, 415 – 17 Apostropite indicating ASCB character, viii Arithmetic, 230 – 305 BCD, 3, 280 – 305 fong (exceeding 256 bytes), 32-34, 385 ASCII to EBCDIC conversion, 187 -- 89 ASL, 22, 33, 49 Assembler multiple-precision, 38 – 39, 253 – 305 16-bit, 230 – 52 input instruction, 49 masking, 52 – 53, 339 – 46, 345 – 46 Binary-coded-decimal (BCD), 3, 143 binary scarch, 397 – 402 binary, 2, 15-17, 38-39, 230-79 Binary to BCD conversion, 163–65. Bit field extraction, 315–19 Bit field invention, 320–24 BIT, 22, 137, 140 manipulation, 29 – 34 variable base addresses, 31 – 34 ASCII, 517 8 (indicating binary number), viii didirectional ports, 153, 457 - 58 458—59, 464—71, 480—89 Autoindexing, 127—29 Autoposidecrementing, 129 Autopostinerementing, 128 – 29 Autopredecrementing, 128 – 29 Autoprefiterementing, 127 – 28 addressing modes, 4, 16, 125 assembler notation, vitt = (x coaversions, 168 = 92 defaults, 142 – 43, 150 error recugnition, 149 – 51 format, viii – ix, 507 pseudo-operations, 507 minulization, 193-96 decimal, 3, 280 – 305 8-bit, 2, 15 – 17 testing bits, 21-22 B (Break) Ilag, vii default (absolute direct), in, 8, 150 direct, 7, 8, 10 – 11, 14, 141 immediate, 11, 13, 144 indexed, 8, 11 – 12, 13, 14, 135–27 indexed unitect (preindexed), 2, 12, 32, 51–52, 130, [41 indirect, 2, 15 – 36, 123 – 25 indirect indexed (postindexed), 2, 4, 9, 12, 31 – 34, 41 – 43 positindexed, 2, 4, 9, 12, 31 – 34, 41 – 43 preintlexed, 2, 9, 12, 32, 51 – 52, 130, [41 6502 terminology, 1] instruction (to 236-byte arrays), 146
order of address bytes, 5
Aboutor value (16-bit), 86 – 81, 175 – 76, 243 – 44
Accelling an interrall, 65 – 68, 508
Accelling an interrall, 65 – 68, 508
decimal operations, 74 – 82
decimal operations, 74 – 82 Addition 1.1.74 – 76, 79, 20 – 81, 280 – 84 brary, 2, 15 – 12, 38 – 39, 74 – 76, 353 – 56 decimal, 3. 74 – 76, 39, 80 – 81, 280 – 84 brary, 2, 15 – 17, 74 – 76, 79 and thinke-precision, 38 – 39, 255 – 56, 280 – 84 brary, 5. 76, 80, 230 – 32 decimal instructions, 74 – 76 with Carry, 75 – 76 with Carry, 75 – 76 Address arrays, 32, 35-37, 415-17 Address format in memory (upside-down), 5, 141 A register, Sie Accumulator Abbreviations, recognition of, 346, 355, 356 Absolute (direct) addressing, 10—11, 14, 141 Active transition in a 6522 V1A, 56, 59
ACLIVE TIS, 16, 17, 135, 136
Carry flag, exclusion of 2, 15, 16, 136
decimal mode, 3, 144—45
increment by 1, 3
increment by 1, 3 Absolute indexed addressing, 11-12, 13, 14 Addressing modes absolute (direct), 10–11, 14, 141 absolute (direct), 10–11, 14, 141 absolute indexed, 11–12, 13, 14, 146 autoindexing, 127–29 tero page (direct), 7, 10~11, 14
zero page andexed, 8, 11~12
Adjust instructions, 122 increment by 1, 3, 79 - 80 order of address bytes, 5 without Carry, 14-35 testing, 94-95 Partitions, 9

ven parity, 428-33

Code conversion, 37 – 38, (63 – 92 Colum topional defaurer after label), viii Combacting, 53 Command repsiste, 153. See also Control register Common programming errors, 133 – 55 interrupt service routines, 153 – 55 interrupt service routines, 153 – 55 Compacting a string, 364 – 97 Compacting a string, 364 – 98 Compacting a string, 364 – 86 Compacting a string, 364 – 86 Compacting a string, 374 – 39 Compacting 2, 272 – 31, 135 decimal, 3, 303 – 31, 135	pigeration, 16 10, bit, 249 – 32 string, 145 – 48 Zero flag, 124 – 32 Complementing Guyening box, 17, 18, 91 Complementing flavoring box, 17, 18, 91 Complementing flavoring flavoring box, 17, 18, 91 Complementing flavoring flavor	6320 PIA, 437–58 6322 VIA, 54, 47, 48, 533 Data transformationis, 93 – 103 Data transformationis, 93 – 103 Data transformationis, 93 – 103 Debrogate, 13 – 53 interrupt service rousines, 153 – 55 I/O divors, 151 – 53 Decental violation, 280 – 84 biousy courtestonia, 163 – 67 courparison, 280 – 84 biousy courtestonia, 163 – 67 courparison, 292 – 84 biousy courtestonia, 163 – 161 biousy courtestonia, 163 – 163 division, 282 – 89 subtraction, 285 – 89 subtraction in subtraction, 285 – 89 position in subtraction register, vii, 509 position in subtraction register, vii, 509
BHT (continued) Bage, 4, 137 argum institution, 49, 152 argum institution, 17 - 20, 88 - 92, 306 - 24 Bito, k compace, 36, 245 - 48 Bito, k move, 29, 197 - 203 Bito, k move, 29, 197 - 203 Bito, k move, 29, 197 - 203 Bito, k 25, 193 Bitofen algebra, 17 Barray, 2, 21 - 28 Bitofen algebra, 17 Barray, 2, 21, 40 Branch institutions, 26 - 27, 102 - 17 decontained branches, 103 - 17 decontained branches, 103 - 17 decontained branches, 136 - 27	survive orance of the control of the	medining 2. Incommercia, 18—19 position in status register, vii, 509 SBC, 2. SBC, 2. SBC, 2. SBC, 3. SBC, 3. SBC, 3. SBC, 3. SBC, 4. Sealing from accumulator, 78, 77 Septracing, 50 Septracing, 50 Septracing, 50 Consideration, 19, 5c also String manipulation Chross statements, 36 Character manipulation, 27, 5c also String manipulation Chross statements, 36 Character manipulation, 18 - 94, 337 – 44 CLC, 18 - 19 Clear shift totalino), 18 - 19, 94, 337 – 44 CLC, 18 - 19 Clear shift totalino), 18 - 19, 94, 337 – 44 CLC, 18 - 19 Clear shift totalino), 18 - 19, 94, 337 – 44 CLC, 18 - 19 Clear shift totalino), 18 - 19, 94, 337 – 44 CLC, 18 - 19 Clear shift totalino), 18 - 19, 94, 337 – 44 Clear spring and shift totalino), 18 - 18 Clear shift totalino), 18 - 18 Clear shift total shift total shift total checker, 15 - 18 Conclude the total checker, 15 - 18 Clear shift total checker, 18 Clear shift total checker, 18 Clear sh

```
Carry flag tino effect), 137
complementing bit 0, 18, 91
decimal version, $60
outper instruction, 49
senting bit 0, 18
le-bit increment, $60, $1
Increment instructions, 39 = 31
accumulator, 3, 79, $60
If-bit number, 4, 29, $60, $1, 137
Independent mode of $6522 VIA control lines, $8 = 59, $2, $63
lindered and addressing
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Implementation error (address jump on page boundary), 151 Implicit effects of instructions, 147 – 48
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           indexed indirect (preindexed) version, 12, 31–52, 130 indirect indexed (postindexed) version, 12, 32–33, 130 indirect index ed (postindexed) version, 12, 32–33, 130 indirect index, 31–34, 35 subtroutine calls, 35–17, 415–17
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Head of a queuc, 42 – 43, 481 – 82
Hexadecinal ASCH to bring conversion, 171 – 73
Hexadecinial to ASCH conversion, 168 – 70
                                                                                                                                                                                                                                                                                                                                                                                                                                                            F (Hug) register, 533 Securbo Plays, Status register
FFHO buffer (queuc.), 42, 43, 481 – 82
FHI memory, 99, 493, 96
Flag registers, See Status register
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Tempage version, 1, 11–12
Indexed jump, 32–37, 102–90, 415–17
Indexed jump, 32–37, 102–90, 415–17
Indexing of strays, 20–12, 39–40, 204–29
byte arrays, 204–66, 210–14
multidimensional arrays, 211–29
one-dimensional word array, 204–66
one-dimensional word array, 204–69
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           II (indicating hexadecimal number), viii, 147
Handshake, 57 ~ 62
                                          Exclusing environments, 100
Exclusing elements, 31, 109, 405
Exclusing pointers, 272, 302
Exclusing pointers, 272, 302
Exclusing the research of the research 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        I flag Sectionerropi Disable flag internetial addressing assembler notation, in direct addressing difference from 141 store instructions flack of ), 13 use of, 11
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         instructions, effects of, 505 -- 06
bading, 97
organization in status register, vii, 569
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Formal errors, 142-45
Formal of storing 16-bit addresses, 5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         sbsolute version, 11-12, 13, 14
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     table lookup, 34
use of, 29 -- 30, 35 -- 36
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        errors in use, 134
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               storing, 98 use of, 26-27
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            decimal mode, 3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      EBCDIC to ASCII conversion, 190–92
Rüllu/ROB5 microprocessors, differences from 6502, 3, 5, 135
Rullu/ROB5 microprocessors, differences from 6502, 3, 5, 135
screpting an interrupt, 65–68
CLI, 5, 123
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Documentation of programs, 22, 36
Documentation of programs, 22, 36
Docking an element muniber, 3, 34 - 36
Dynamic allocation on memory, 46 - 47, 67 - 68
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               comparison (bit-by-bit), 90 complementing accomplator (EOR #$FF), 16, 91
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             interrupt status, saving and rearding, 67, 123
interrupt status, testing, 103, 107
SEL 5, 67, 123
522, 5, 67, 123
stack, 66 – 66
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Locati page version, 2, 10 – 11, 14

Direction of stack growth, 5, 12 – 13, 508

Disesson by off townerical operation codes, 506

Division, 33 – 84

by 2, 83 – 84

by 2, 83 – 84

by 4, 0, 83

by 10, 164

decimal, 39 – 304

multiple-precision bringty, 267 – 74

simple cases, 40, 83 – 84
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Direct addressing, the 11, 14, 141 absolute versions, 10–11, 14, 141 inmediate addressing, difference from, 141 6592 terminology. 11 use of, 10–11
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           EQU proudo-operation, viii Equl proudo-operation of 24, 136 Equal values, compraison of 24, 136 Error-correcting codes. Ser CRC Error-derecting codes. Ser Parity Error bandling, 138 – 59 Error sin programs, 131 – 53
Decimal Mode (D) flag (continued) reset (no effect), 3 saving and restoring, 3, 74—75 SED, 68, 444
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Defaults in assembler, 142–43, 150 Belay program, 460–63 Deterton of a substring, 168–73 Device munbers, 51–52, 440 Digut (4-bst) shult, 93, 303
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when required, 67
END pseudu-operation, viii
Endless toop instruction, 121–22
EOR, 96–91
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 decision sequences, 23, 23, 95 outpet instruction, 49
Decision sequences, 26 – 27
Decrement instructions, 81 – 82
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           accumulator, 3, 81
16-bit number, 29, 81 – 82, 137
                                                                                                                                                                                                                                                                                                                                                    ctearing bit 0, 18 complementing bit 0, 18, 91 decimal mode, 3
                                                                                                                                                                                                                                                                                                          Carry flag (no effect), 137
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             inverting bits, 91
                                                                                                                                                                               Lessing, 105, 107
use, 3
DEC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   16-bit, 240-48
```

return addess, 3
variable addresses, 415–17
fump table, 35–37, 152, 415–17
implementations, 142

546 6502 ASSEMBLY LANGUAGE SUBROUTINES

darks and off as a feomeomorphy	(hencelous) (IVI) transfer (hencel
two damensonal byte array, 39 - 40, 210 - 14	peripheral chips, \$3 - 65
two-dimensional word array, $215 = 20$ and $200 = 20$ and $200 = 200$	physical devices, 51
Index registers	6522 VIA, 54 - 65, 472 - 79
CPA, CPS, 22, 20, D3	6850 ACTA, 458 - 59, 464 - 71, 480
decision segments (2)	status and control, \$2 \$3
determines between variable, by to	Investment at the series 134 - 83
instactions, 1	Instruction exception times, 505 - 06
LDA, I DY, 10, 11	Instruction set
length, A has been formed as $A = A$	alphabetical tast, 363 — 06 nonserved list, 508
NAMES OF STATES	Interpolation in tables, 70
special features, 6	Interrupt Disable (I) flag
SfX,SfY,13	accepting an interrupt, 65
table footbay, 14 · . 37	changing in stack, 66 – 67 Cr. 1 (123
のか、別のログランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクアクアクアクアクスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクランスのアクアクアクアクアクアクアクアクアクアクアクアクアクアクアクアクアクアクアク	10 cashing, 5
asc of, 6, 10	posmon in status register, vii. 105, 3
Indirect addressing, 41, 96, 102, 123 25	K11, 66, 508
absolute version LMP only), L , L 41 undered induced sersion (accordingly 2) L 2. L 3.	SEL 5 62 123
indirect ordered version (postindering), 12, 32 - 33, 130	setting in stack, 66-67
MP, 2, 141	testing, 105, 107
substituting with zero in the first register, z, $36,125-25$ substituting $extra (35-36,102,117-18)$	Interrupt this registers (in 6522 VIA),
Indexed indirect addressing (premilexing), 12, 32, 51 - 52,	Interrupt response, 65-66, 508
130, 141	Interrupt status
errors, 22, 141 even melesces only 12	saving and restorne, 67, 123
evending, 130	6502 CPU, 65-66, 123
instructions, 9	6522 VIA, 63 65, 471, 516
restrictions, 12	Interrupts, See ulso thoubling and disab
word alignment, 341, 542	bullered, 480 - 89
we.paround on page 0, 52, 130	clapsed lime, 490 - 503
Justineer call, 147 – 18 Justineer call, 147 – 18	Rags (6522 VIA), 63—65, 477, 516 Hondelteke, 464—89
maneer indexed searcisming throughout 2, 4, 17, 51 = 54, 41 = 43, 141	order in stack, 66
extending, 130	programming guidelines, 65 - 68, 1
instructions, 9	real-time cluck, 490 ~ 303
TOUR ACTIVITY 17 - 13	rechange, bo = 07, 123 response, 65 = 66
variable have addresses, 34 - 35, 41 - 43	service routines, 464 503
Indirect jump, 35 ~ 36, 102, 117 = (8, 445 ~ 46	6522 VIA, 63-15, 472-79 6850 ACTA A64-71, 488-49
Innialization	Interrupt service fourines, 464 – 65, 4
urrays, 193 - 96	errors, 153-55
Decomal Mode flag. J. 148, 154 (addition) addresses, 34, 97	examples, 464 — 50.) shan news an enumbraicating with
microup ystem, 404, 408 - 69, 472 - 73, 476 - 77	472-73, 480-82
1/O devices, 454 – 59	programming guidelines, 65 – 68 continues stock 440 – 411
RAM: 14 - 15, 191 - 96	4522 VIA, 472 — 79
6522 VIA, 54-61, 458, 477	6850 ACIA, 464-71, 480-89
6850 ACIA, 458 - 59, 468 - 69, 486 - 87	Inverted borrow in substaction, 2, 23-10-vection bits, 17, 18, 91
state former, 95	inverting decision togic, 134, 136, 137
Initialization errors, 148	1/O control block (IOCB), 440 – 51
Input/Output(I/O)	1/O device table, 51 52, 440 53
device-independent, 440 ~ 59	-
device table, \$1 - \$2, 440 - \$3	,
unicionees between input and output, 157, 405, 473, 481 errors, 151 - 53	absolute addressing, 141
initialization, 454 59	addressing modes, meaning of, 141
instructions, 49 – 51	indirect addressing, 35 – 36 group boundary access on findings
interrulment series () desired for the series () desires () des	Page countary, ellor on (coultery), 15R, 3
output, generalized, 425-27	addressing modes, meaning of, 141

A), 63-64, 477, 516 3, 59, 60, 63-65, 477, 516 472-73, 480-81, 490 th, 154 -- 55, 464 -- 65, bling interrupts -24,135 153--55 68-01 3 Š

Negative (19) flug BIT, 4, 22, 13) brancher, 24–27 comparisative, 150–37 decirisationde, 3 decirisationde, 3 decirisations, effect of, 505–06 load invariants, 2 position in status register, vir. 509 store instructions (no effect), 3 branches, 27 CLV, 122 instructions affecting, 138 checking, 428 - 30 even, 428, 431 Magazines specializing in 6502 meroprocessor, 71
Manual coupur made of 6523 VIA. 58 – 62
Masking bits, 51 – 53, 139 – 40, 345 – 46
Masking bits, 51 – 53, 139 – 40, 345 – 46
Masking bits, 51 – 53, 139 – 40, 345 – 46
Manuary 139 – 19, 193 – 96
Memory usage, reduction 6, 70
Minimum byte length element, 391 – 96
Minimum byte length element, 391 – 96
Move left (bastamus, 98 – 99
Move right (top-down), 197, 201
Multipo hiller, 19, 197
Multipo hiller, 19, 19, 197
Multipo hiller, 19, 19, 19 Multidinensional arrays, 221 – 29
Multidinensional arrays, 221 – 29
Multidine-precision allinesis; 34 – 39, 233 – 305
Multidine-precision shifts, 335 – 44
withingle-precision shifts, 335 – 44
withingle-precision shifts, 335 – 44
withingle-precision shifts, 337 – 46
forgine left, 329 – 32
fogical right, 337 – 46
formate right, 337 – 46
Multigination, 39 – 40, 18 – 43
by a small integer, 39, 42 – 43
by 10, 16, 182 – 42 JSR (continued)
offset of Lin return address, 3, 44 – 45
operation, 508

position in status register, vii. 509
Set Overflow input, 122
uses of 12, 13, 47
uses of 12, 13, 47
uses of 12, 134 – 137, 139
Overflow of a stack, 43, 107 – 08, 109
Overflow, two's complement, 24 – 25, 110 – 12, 136 – 37, 139 Odd parity, 431

Odd parity, 431

One's complement, 91 - 92, See also ECIR

Operation (up) codes

suphaberical outer, 505 - 06

suphaberical outer, 505 - 06

Ordering elements, 31, 401 - 06

ORG (1 - 1) pseudo-operation wit

Output line routine, 415 - 27

Overflow (V) flag

BIT, 4, 22, 140 Physical I/O device, 31 – 52, 440 PA (6520 Peripheral Interface Adapter), 53, 153, 457 – 58 PLA, 12 – 13, 44, 45, 47, 66, 98, 121 Negative logic, 157
Negative logic, 157
Nexed logic, 18 – 29
Nubbe (4 bits), 164–167
Nuc 's complement, 87
Nuc 'filting with, 196
Nucmitration, 91 – 94
Number sign (indicating innecting addressing), ix
Number sign (indicating innecting addressing), ix
Number sign (indicating innecting innecting solutions), 31 – 35
Number of comparisons, 31 – 35 generation, 431 – 33
outd, 431
Passing purpraetets, 44 – 44, 157 – 58
reports, 44 – 46
reparets, 44
reparets, 44

P (processor status) register, vii, 509, 533. See afso Plags; Status Page boundary, crossing, 4, 32—33 error in indirect jump, 151 anameter, 1845 and 18, 49, 50 Parameters, passing, 44—48, 157—58 Parameters, around addresses (indirenting indirection), viii Parity, 428—23 PC register, 509, See also Program counter Percentage sign (indicating binary number), viii, 142 Peripheral Interface Adapter (6520 P1A), 53, 153, 457 – 58 Peripheral Ready signal, 58 – 61 PHA, 13, 46, 47, 66, 97, 120

> Muhi-way branches (jump table), 34-- 37, 415-17 multiple-precision, 161 - 66, 290 - 96

decimal, 290 -- 94

N hag, See Negative flag

6502 ASSEMBLY LANGUAGE SUBROUTINES 548

6520 Peripheral Interface Adapter (PIA), 153, 457-51
6522 Versatric Interface Adapter (VIA), 54-65, 458, 472-79, Row major urder (for storing strays), 221, 537 RT, 64, 508 RTS, 21, 102 addition of 1 to stored address, 3, 36 indexed jump, 36 operation, 308 Saving and restoring interrupt status, 67, 123
Saving and restoring intersets, 66, 120–21
Saving and restoring D Ing. 3, 74–75
SUC, 2, 16, 134
Carp Tong, 134
CMF, difference from Set instructions, 101
Set Origin (.ORG or ~) pseudo-operation, viii
Set Origin (.ORG or ~) pseudo-operation, viii
Setting battor in 17, 18, 19 – 90, 306 – 01
Setting directions Serincolon indicating comment, viii Serial input/uenput, 18, 53, 464 ~ 71, 480 ~ 89 Serial/parattel conversion, 18, 53 Bunillary control register, 56, 62-63, 515 automatic modes, 58-62 decrementing accumulates by 1, 3, 81 operation, 7, 1, 13
Scartification (2, 1, 13)
Scartification (3, 1, 13)
SEC, 7, 8
SEC, 7, 8
SEC, 7, 8
SEC, 7, 8 mutibyte, 135 – 44 Sign extension, 20, 84, 87 – 88, 325 – 28 Sign flag. See Negative flag Sign function, 88 increment by 1, 4, 29, 80, \$1, 137 intexing, 13-13 multiplication, 236-39 pup, 121 block diagram, \$11 control lines, \$7 – 61 control registers, \$4 – \$6, \$15 data tricetion registers, \$4, \$7, \$13 Signed branches, 110–12 Signed branches, 24 – 25 16 bit operations, 2, 41 absolute value, 86 – 87 solution, 75, 76, 230 – 22 comparison, 44 – 85, 249 – 52 Serting Bags, 90 Shift instructions, 18 – 20, 92 – 94 decrement by 1, 29, 81-82, 133 subtraction, 77, 79, 233 – 35 test for zero, 43, 95, 245 Active trunsition in, 56, 59 addressing, 54, 55, 511 Sregister Ser Stack pointer push, 121 registers, luck of, 2, 41 slufts, 92 – 94 mmishzation, 457 - 58 6522 VIA, 54, 57 division, 240-48 muthibit 18 20 diagrams, 19 1/0, 49 – 51 Powercement, 128
Posindexing (indirect indexed addressing), 2, 4, 9, 12, 32 – 34, 130, 141 stack pointer, 5, 13
Preindsvang funderacd indirect addressing), 9, 12, 33, 51–52, 130, 141 operating modes, 532
6522 VIA, 54-652
6530 ACIA, 464-71, 480-89
Pouganiming model of 6502 microprocessor, 599
Peculo poperations, viii—1x, 507
Pub instructions, 120-21 Repaintly 2013, 49—51
Read-unly ports, 49—51
Read-unly ports, 49—51
Read-unly ports, 49—52
Rectabling interrupts, 66—67, 123
Rectabling interrupts, 66—67, 123
Rectabling interrupts, 66—67, 123
Registers, vi - vi, 6—14, 50 Actura instructions, 118 - 19. Ser alsa RTS Queue, 42 - 43, 481 - 82 Quotation marks around ASCII string, ix ROE, 19, 20, 49 ROM (rund-only memory), 49, 407 ROE, 18, 19, 20, 49 Decimal Mode flag (no effect), 3 6522 VIA, 57 Programmable I/O devices, 53 - 54 tetura with stup instructions, 119 Position of a substring, 355 -- 60 Positionent, 129 programming model, 509 saving and restoring, 120—21 special features, 6, 10 filling, 193 – 96 initialization, 14 – 15, 148 saving data, 13 – 14 resting, 407 – 14 fength, vi — vii order in stack, 65 — 66, 120 passing paraneters, 44 Register transfert, 10, 98, 100 6522 V1A, 60, 477 6850 ACIA, 569, 487 Pop instructions, 121 Progan counter, 509 15R, 3, 141, 508 RTS, 3, 36 – 37, 508 Fourser, 2, 4, 15, 41 exchanging, 272, 302 banding, 97 initialization, 454-59 Predecrement, 128 - 29 Preincrement, 127-78 stack pointer, 5, 13 advantages of, 53 instructions, 7 PLP. 12, 67, 97 Ours. J

totation (circular shift), 18, 19, 20, 94, 337 - 44

operating atodes (summary), 62, 64
output registers, 512
perpharal courtoi register, 56, 59 – 62, 515
pin assignments, 510
read stribe; 59 – 61 interrupt enable registers, \$3 - 64, \$16
interrupt the registers, \$9, 60, \$0 - 65, \$16
interrupts, \$61 - 65, 472 - 79
I/O parts, \$12 ulferences between port A and port B, 61 independent mode, 58 – 59, 62, 63 intratization examples, 57 – 63, 458 input control lines, 57 – 59 Soring, 403 – 06 SP regisser, See Stack pointer Special features of 6502, summary of, 2 – 6 Stack, 2, 3, 5, 12 – 13 page 1. Lieunion on 7, 13
page 1. Lieunion on 7, 13
page 1. Lieunion on 7, 13
ptt A. 13, 46, 47, 66, 97, 120
ptt A. 12, 67, 97
ptt A. 12, 67, 97
pointer, 5 write strobe, 59-61 6530 Markifunction Device (RRIOT), 458 6537 Mahlifunction Device (RIOT), 458 6551 ACIA, 458 dynamic allocation of memory, 46-47 Stack transfers, 5, 13
Status transfers, 5, 13
Status register
Changing, 97 automatic change when used, 5, 13 input/output control lines, 57-61 input port, 512 mternal addressing, 54, 55, 511 next available address, 5 page number (1), 2 Skip instructions, 117 Software delay, 460 – 63 Software stuck, 43 registers, \$11 reset, \$7 shift register, \$2, \$14 timers, \$2, \$13 – 14 manual mode, 58 -- 62 saving registers, 13 size of change, 147 storing, 10, 98 decrementing, 81 reduction, 46-47 sultware, 43 underflow, 43 companison, 85 overflow, 43 Stack pointer сотеть, 5

Two-byte entities, 31, 32, 34 – 35, 123 Two-alimensional arrays, 39 – 40, 210 – 20 Two's complement, 86 – 87 fransfer instructions, effect on flags, 3, 23 franchise instructions, 123 status Register feuntinued) FSX 10 22 46.98 frivial cases, 158 Top of stack, 5 6800 microprocessor, differences from 6502, 5, 133, 138 6809 microprocessor, differences from 6502, 5, 89, 90, 135, 138 6850 ACIA, 458 – 59, 464 – 71, 480 – 89 5522 Versatile Interface Adapter (VIA) (continued)

State instructions, effect on flags (nowe), 3, 136 String operations, 37, 345 – 81 abbrewigions, recognition of, 346, 355 Strabe from 6522 VIA, 59, 61
Subroutine call, 3, 117 – 18, Sier uso JSR
variable addresses, 117 – 18 multiple-precision number, 271, 301
16-bit number, 43, 90, 95
TEXT pseudo-operation, viii Subtraction
(10.7), 17.7–19, 285–89
(10.7), 16.76–79
(10.7), 16.76–79
(10.7), 16.76–79
(10.7), 16.76–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 16.71–79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7), 17.79
(10.7 transfers to or from accumulator, 98 unused hit, vii. Status signals, \$2 = \$3 Systems programs, conflict with, 134 Subrounne linkage, J. 507 Subscript, size of, 158, 211, 216, 221 Table, 14–17, 69, 70, 187–92
Table kuokup, 24–17, 69, 70
Tail oi a queue, 481–82
Teirs complement, 87
Terminal I/O, 418–27
Terminal I/O, 418–27
Terming, 94–95
bits, 17, 21–22, 26–27, 95
bytes, 22–27, 94–95 Firming for instructions, 505 - 06 Presided code, 42 Inreshold checking, 21, 23 – 25 position of substeing, 355-60 search, 37 concatenation, 349 - 54 copying a substring, 361 - 67 changing in stack, bb - 67 definition, vn. 599 koaling, 6, 97 with borrow, 79 without borrow, 76-77 binary, 30, 382-\$8 8-bit, 30, 382-84 16-bit, 385-\$8 organization, vis. 509 storing, 6, 98 compacting, 396-97 comparison, 345-48 insertion, 374 - 81 Timeout, 460-63 deletion, 368-73

550 6502 ASSEMBLY LANGUAGE SUBBOUTINES

Fig. 5, complement overflow, 24 = 25, 139, 140 188, 10, 96 flags, effect on (none), 3, 22 UART Net 6551 AC1A; 6850 AC1A Enconditional branch instructions, 102—03 Underflow of stork, 43, 85 Uprides branch actives sess, 5 V (Overflow) flag, 22, 24 – 25, 27, 122, 136, 138, 139 Variable have addresses, 32 – 33

Ward instructions, 121 – 22 World alignment, 141 World boundary, 141 WORD procube-operation, viii, 45 Wighting procube, operation, viii, 45 Wighting only page, 0, vii, 5, 130 Wincomly pouts, 49 – 53, 155, 155

X register. See Index registers

Y register. Six Index registers

2. Ray, See Zero flug.
2. 80 microprocessor, differences from 6302, 3, 5, 135
2. et or flug.
2. 80 microprocessor, differences from 6302, 3, 5, 135
2. et or flug.
2. brancles, 26 – 27
elevation mode, 3
elevation in maxing, 21, 89
load instructions, 3, 22
maxing, 136
maxing, 136
meaning, 136

Line Control of the C